JSTS:Journal of Semiconductor Technology and Science

  • 제6권3호
  • /
  • Pages.154-161
  • /
  • 2006
  • /
  • 1598-1657(pISSN)
  • /
  • 2233-4866(eISSN)
대한전자공학회 (The Institute of Electronics and Information Engineers)
권호 표지

High-Speed Digital/Analog NDR ICs Based on InP RTD/HBT Technology

  • Kim, Cheol-Ho (Division of Electrical Engineering, Department of Electrical Engineering and Computer Science, Korea Advanced Institute of Science and Technology (KAIST)) ;
  • Jeong, Yong-Sik (Division of Electrical Engineering, Department of Electrical Engineering and Computer Science, Korea Advanced Institute of Science and Technology (KAIST)) ;
  • Kim, Tae-Ho (Division of Electrical Engineering, Department of Electrical Engineering and Computer Science, Korea Advanced Institute of Science and Technology (KAIST)) ;
  • Choi, Sun-Kyu (Division of Electrical Engineering, Department of Electrical Engineering and Computer Science, Korea Advanced Institute of Science and Technology (KAIST)) ;
  • Yang, Kyoung-Hoon (Division of Electrical Engineering, Department of Electrical Engineering and Computer Science, Korea Advanced Institute of Science and Technology (KAIST))
  • 발행 : 2006.09.30
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

This paper describes the new types of ngative differential resistance (NDR) IC applications which use a monolithic quantum-effect device technology based on the RTD/HBT heterostructure design. As a digital IC, a low-power/high-speed MOBILE (MOnostable-BIstable transition Logic Element)-based D-flip flop IC operating in a non-return-to-zero (NRZ) mode is proposed and developed. The fabricated NRZ MOBILE D-flip flop shows high speed operation up to 34 Gb/s which is the highest speed to our knowledge as a MOBILE NRZ D-flip flop, implemented by the RTD/HBT technology. As an analog IC, a 14.75 GHz RTD/HBT differential-mode voltage-controlled oscillator (VCO) with extremely low power consumption and good phase noise characteristics is designed and fabricated. The VCO shows the low dc power consumption of 0.62 mW and good F.O.M of -185 dBc/Hz. Moreover, a high-speed CML-type multi-functional logic, which operates different logic function such as inverter, NAND, NOR, AND and OR in a circuit, is proposed and designed. The operation of the proposed CML-type multi-functional logic gate is simulated up to 30 Gb/s. These results indicate the potential of the RTD based ICs for high speed digital/analog applications.

키워드

참고문헌

  1. J. P. Sun, G. I. Haddad, P. Mazumder, and J. N. Schulman, 'Resonant tunneling diodes: models and properties,' Proc. of the IEEE, vol. 86, no. 4. pp. 641-661, April 1998 https://doi.org/10.1109/5.663541
  2. K. Maezawa, H. Matsuzaki, M. Yamanoto and T. Otsuji, 'High-speed and low-power operation of a resonant tunneling logic gate MOBILE,' IEEE Electron Device Letters, vol. 19, no. 3, pp. 80？82, March 1998 https://doi.org/10.1109/55.661171
  3. K. Sano, K. Murata, T. Otsuji, T. Akeyoshi, N. Shimizu, E. Sano, 'An 80-Gb/s optoelectronic delayed filp-flop IC using resonant tunneling diodes and uni-traveling-carrier photodiode,' IEEE Journal of Solid-State Circuits, vol. 36, no. 2, pp. 281-289, Feb. 2001 https://doi.org/10.1109/4.902769
  4. P. Velling, G. Janssen, U. Auer, W. Prost and F. J. Tegude, 'NAND/NOR logic circuit using single InP-based RTBT,' IEE Electronics Letters, vol. 34, no.25, pp. 2390-2392, Dec. 1998 https://doi.org/10.1049/el:19981649
  5. W. Otten, P. Glosekotter, P. Velling, A. Brennemann, W. Prost, K. F. Goser and F. ？J. Tegude, 'InP-based monolithically integrated RTD/HBT MOBILE for logic circuits,' in the 13th IEEE International Conference on Indium Phosphide Related Materials, May 14th-18th, Nara, Japan, 2001
  6. H. J. De Los Santos, K. K. Chui, D. H. Chow, and H. L. Dunlap, 'An efficient HBT/RTD oscillator for wireless applications,' IEEE Microwave Wireless Components Lett., vol. 11, no. 5, pp. 193-195, May 2001 https://doi.org/10.1109/7260.923025
  7. A. Cidronali, G. Collodi, M. Camprini, V. Nair, G. Manes, J. Lewis, and H. Goronkin, 'Ultralow DC power VCO based in InP-HEMT and heterojunction interband tunnel diode for wireless applications,' IEEE Trans. Microwave Theory Tech., vol. 50, no. 12, pp. 2938-2946, Dec. 2002 https://doi.org/10.1109/TMTT.2002.805288
  8. P. Velling, G. Janssen, U. Auer, W. Prost and F. J. Tegude, 'NAND/NOR logic circuit using single InP-based RTBT,' IEE Electronics Letters, vol. 40, no.13 , pp. 792-793, Dec. 2004 https://doi.org/10.1049/el:19981649
  9. T. Kim, B. Lee, S. Choi and K. Yang, 'Resonant tunneling diode/HBT D-flip flop ICs using current mode logic-type Monostable-Bistable Transition Logic Element with complementary outputs,' Japanese Journal of Applied Physics, vol. 44, no. 4B, pp. 2743-2746, April 2005 https://doi.org/10.1143/JJAP.44.2743
  10. T. Kim, Y. Jeong and K. Yang, 'New RTD-based SET/RESET latch IC for high-speed MOBILE D-flip flops,' in the 17th IEEE International Conference on Indium Phosphide Related Materials, May 8th-12th, Glasgow, United Kingdom, 2005 https://doi.org/10.1109/ICIPRM.2005.1517488
  11. K. Ishii, K. Sano, K. Murata, M. Ida, K. Kurishima, T. Shibata, T. Enoki and H. Sugahara, '90 Gbit/s 0.5 W decision circuit using InP/InGaAs double heterojunction bipolar transistors,' IEE Electronics Letters, vol. 40, no. 16, pp. 1020-1021, Aug. 2004 https://doi.org/10.1049/el:20045280
  12. B. Jung and R. Harjani, 'High-frequency LC VCO design using capacitive degeneration,' IEEE J. Solid-State Circuits, vol. 39, no. 12, pp. 2359-2370, Dec. 2004 https://doi.org/10.1109/JSSC.2004.835643
  13. Huei Wang, Kwo Wei Chang, L. T. Tran, J. C. Cowles, T. R. Block, E. W. Lin, G. S. Dow, A. K. Oki, D. C. Streit and B. R. Allen, 'Low phase noise millimeter-wave frequency sources using InP-based HBT MMIC technology,' IEEE J. Solid-Stage Circuits, vol. 31, pp. 1419-1425, Oct. 1996 https://doi.org/10.1109/4.540050
  14. F. Herzel, M. Pierschel, P. Weger, and M. Tiebout, 'Phase noise in a differential CMOS voltage-controlled oscillator for RF applications,' IEEE Trans. Circuits Syst., vol. 47, pp.11-15, Jan. 2000 https://doi.org/10.1109/82.818888
  15. K. J. Chen and G. Niu, 'Logic synthesis and circuit modeling of a programmable logic gate based on controlled quenching of series-connected negative differential resistance devices,' IEEE J. of Solid-State Circuits, vol. 38, no. 2, pp. 312-318, Feb. 2003 https://doi.org/10.1109/JSSC.2002.807403