참고문헌
- K. N.Tu and K Zeng : Tin-Lead(SnPb) solder reaction in flip chip technology, Materials Science and Engineering R, 34. (2001), 1-58 https://doi.org/10.1016/S0927-796X(01)00029-8
- Jong-Woong Kim, Dae-Gon Kim, Won Sik Hong and Seung-Boo Jung Evaluation of Solder Joint Reliability in Flip-Chip Packages during Accelerated Testing. Journal of Electronic Materials. 34-12. (2005), 1550- 1557 https://doi.org/10.1007/s11664-005-0177-3
- Frank Stepniak : Failure criteria of flip chip joints during accelerated testing, Microelectronics Reliability. 42-12. (2002), 1921-1930 https://doi.org/10.1016/S0026-2714(02)00121-X
- Dae-Gon Kim. Jong-Woong Kim, Jung-Goo Lee, Hirotaro Mori, David J. Quesnel and Seung-Boo Jung : Solid state interfacial reaction and joint strength of Sn-37Pb solder with Ni-P under bump metallization in flip chip application, 395, (2005), 80-87 https://doi.org/10.1016/j.jallcom.2004.11.038
- Jong-Woong Kim and Seung-Boo Jung : Optimization of shear test for flip chip solder bump using 3-dimensional computer simulation. Microelectronic Engineering. 82. (2005). 554-560 https://doi.org/10.1016/j.mee.2005.07.055
- L. K. Teh. E. Anto, C. C. Wong, S. G. Mhaisalkar, E. H. Wong, P. S. Teo and Z. Chen: Development and reliability of non- conductive adhesive flip-chip packages. Thin Solid Films. 462-463. (2004). 446 -453
- Rao. R. Tummala: SOP: What IS IT and Why- A New Microsystem integration Technology Paradigm-Moore' Law for System Integration of Miniaturized Convergent Systems of the Next Decade. IEEE TRANSACTIONS ON ADVANCED PACKAGING. 27-2, (2004), 241- 249 https://doi.org/10.1109/TADVP.2004.830354
- Horoshi Yamada. Takashi Togasaki, Masanobu Kimura. and Hajime Sudo : High-Density 3-D Packaging Technology Based on the Sidewall Interconnection Method and Its Application for CCD Micro Camera Visual Inspection System. IEEE TRANSACTIONS ON ADVANCED PACKAGING, 26-2, (2003). 113-121 https://doi.org/10.1109/TCAPT.2003.811464
- Gerard Kelly, Anthony Morrissey, John Alderman and Henri Camon : 3-D Packaging Methodologies for Microsystem. IEEE TRANSACTIONS ON ADVANCED PACKAGING. 23-4. (2000), 623-630 https://doi.org/10.1109/6144.833038
- Kris Kwiatkiwski. Robert Wojnarowski. Chris Kapusta. Stuart Kleinfeder and Mark Wilke : 3-D Electronics Interconnect for High-Performance Imaging Detectors. IEEE TRANSACTIONS ON ADVANCED PACKAGING, 51-4, (2004). 1829-1834
- Hyoung Soo Ko, Jin S, Kim, Hyun Gook Yoon. Se Young -Jang, Sung Dong, Cho and Kyung Wook Paik : Development of Three-Dimensional Memory Die Stack Package Using Polymer Insulated Sidewall Technique, IEEE TRANSACTIONS ON ADVANCED PACKAGING, 23-2, (2000), 252-256 https://doi.org/10.1109/6144.833038
- Y. K. Tsuiand and S. W. Ricky : Design and Fabrication of a Flip-Chip-on-Chip 3-D Packaging Structure With a Through-Silicon Via for Underfill Dispensing, IEEE TRANSACTIONS ON ADVANCED PACKAGING, 51-4, (2004), 413-420
- Jesus N. Calata, John G. Bai, Xingsheng Liu, Sihua Wen, and Guo-Quan Lu : Three- Dimensional Packaging for Power Semiconductor Devices and Modules, IEEE TRANSACTIONS ON ADVANCED PACKAGING, 28-3, (2005), 404-412 https://doi.org/10.1109/TADVP.2005.852837
- Leonard W. Schaper, Susan L. Burkett, Silke Spiesshoefer. Gowtham V. Vangara, Ziaur Rahman, and Swetha Polamreddy : Architectural Implocations and Process Development of 3-D VLSI Z-Axis Interconnects Using Through Silicon Vias, IEEE TRANSACTIONS ON ADVANCED PACKAGING, 28-3 (2005), 356-366 https://doi.org/10.1109/TADVP.2005.853271
- Vaidyanathan Kripesh, Seung Wook Yoon, V. P. Ganesh, Navas Khan, Mihai D, Rotaru, Wang Fang, and Mahadevan K. Iyer : Three-Dimensional System-in-Package Using Stacked Silicon Platform Technology, IEEE TRANSACTIONS ON ADVANCED PACKAGING, 28-3. (2005), 377-386
- Brian Morgan, Xuefeng Hua. Tomohiro Iguchi. Taizo Tomioka. Gottieb S. Oehrlein and Reza Ghodssi : Substrate interconnect technologies for 3-D MEMS packaging, Microelectronics Engineering, 81. (2005) 106-116 https://doi.org/10.1016/j.mee.2005.04.004
- Kazumi hara. Yohei Korashima, Nobuaki Hashimoto, Kuniyasu Matsui, Yoshihide Matsuo, Ikuya Miyazawa, Tomonaga Kobayashi, Yoshihiko Yokoyama, and Motohiko Fukazawa : Optimization for Chip Stack in 3-D Packaging, IEEE TRANSACTIONS ON ADVANCED PACKAGING, 28-3, (2005), 367-376 https://doi.org/10.1109/TADVP.2005.852978
- Gun-Ho Chang, Si-Young Chang and Jae-Ho Lee : Via/Hole Filling by Pulse-Reverse Copper Electroplating For 3D SiP, Materials Science Forum, 510-511, (2006), 942-945 https://doi.org/10.4028/www.scientific.net/MSF.510-511.510