The Journal of Korean Institute of Communications and Information Sciences (한국통신학회논문지)

The Korean Institute of Commucations and Information Sciences (한국통신학회)
권호 표지

Bit-serial Discrete Wavelet Transform Filter Design

비트 시리얼 이산 웨이블렛 변환 필터 설계

  • 박태근 (가톨릭대학교 정보통신전자공학부) ;
  • 김주영 (가톨릭대학교 정보통신전자공학부) ;
  • 노준례 (서울대학교 전기공학부)
  • Published : 2005.04.01
Download PDF
⟨ Previous Next ⟩

Abstract

Discrete Wavelet Transform(DWT) is the oncoming generation of compression technique that has been selected for MPEG4 and JEPG2000, because it has no blocking effects and efficiently determines frequency property of temporary time. In this paper, we propose an efficient bit-serial architecture for the low-power and low-complexity DWT filter, employing two-channel QMF(Qudracture Mirror Filter) PR(Perfect Reconstruction) lattice filter. The filter consists of four lattices(filter length=8) and we determine the quantization bit for the coefficients by the fixed-length PSNR(peak-signal-to-noise ratio) analysis and propose the architecture of the bit-serial multiplier with the fixed coefficient. The CSD encoding for the coefficients is adopted to minimize the number of non-zero bits, thus reduces the hardware complexity. The proposed folded 1D DWT architecture processes the other resolution levels during idle periods by decimations and its efficient scheduling is proposed. The proposed architecture requires only flip-flops and full-adders. The proposed architecture has been designed and verified by VerilogHDL and synthesized by Synopsys Design Compiler with a Hynix 0.35$\mu$m STD cell library. The maximum operating frequency is 200MHz and the throughput is 175Mbps with 16 clock latencies.

이산 웨이블렛 변환(Discrete Wavelet Transform)은 블록효과가 없고 특정시간의 주파수 특징을 잘 표현하여 MPEG4나 JPEG2000의 표준안으로 채택되는 등 많은 응용분야에서 이용되는 변환 방법이다. 본 논문에서는 저 전력, 저 비용 DWT 필터 설계를 위한 두 채널 QMF(Quadracture Mirror Filter) PR(Perfect Reconstruction) 래티스 필터에 대한 비트 시리얼 구조를 제안하였다. 제안된 필터(필터 길이 = 8)는 4개의 래티스로 구성되었으며, 각 단 고정계수의 양자화 비트를 PSNR(peak-signal-to-noise ratio) 분석을 통하여 결정하였고 그에 따른 효율적인 비트 시리얼 곱셈기 구조를 제안하였다. 각 계수는 CSD(Canonic Signed Digit) 인코딩 방법을 이용하여 `0'이 아닌 비트의 수를 최소화함으로써 복잡도를 개선하였다. 제안된 DWT구조는 휴면기간 동안 하위레벨을 처리하는 폴딩(folding) 구조이고 이에 대한 효율적인 스케줄링 방법이 제안되었으며 최소의 하드웨어(플립 플롭, 전가산기)만으로 구현이 가능하다. 제안된 구조는 VerilogHDL로 설계되어 검증되었으며 Hynix 0.35$\mu$m표준셀 라이브러리를 사용하여 합성한 결과, 최대 동작주파수는 200 MHz이며 16클록의 레이턴시(Latency)와 약 175Mbps의 성능을 보였다.

Keywords

References

  1. S. Mallat, 'A theory for multiresolution signal decomposition: The wavelet representation,' IEEE Trans. Pattern Anal. and Machine Intell., vol.11, no.7, pp.674-693, 1989 https://doi.org/10.1109/34.192463
  2. R. Kronland-Martinet, J. Morlet, and A. Grossmann, 'Analysis of sound patterns through wavelet transforms,' Int. J. Pattern Recognition and Artificial Intelligence, vol.1, no.2, pp.273-302, 1987 https://doi.org/10.1142/S0218001487000205
  3. S. Mallat, 'Multifrequency channel decompositions of images wavelet models,' IEEE Trans. Acoust., Speech, Signal Process., vol.37, no. 12, pp.2019-2110, 1989
  4. J. T. Kim, Y. H. Lee, T. Isshiki, and H. Kunieda, 'Scalable VLSI architectures for lattice structure-based discrete wavelet transform,' IEEE Trans. CAS-II, vol.45, no.8, pp.1031-1043, 1998
  5. T. Park and S. Jung, 'High speed lattice based VLSI architecture of 2D discrete wavelet transform for real-time video signal processing,' IEEE Transactions on Consumer Electronics, Vol. 48, No.4, pp. 1026-1032, 2002 https://doi.org/10.1109/TCE.2003.1196434
  6. M. Vishwanath, R. M. Owens, and M. J. Irwin, 'VLSI architectures for the discrete wavelet transform,' IEEE Trans. CAS-II, vol.42, no.5, pp.305-316, 1995
  7. 반성범, 박래홍, '이산 웨이블렛 변환을 위한 효율적인 VLSI구조,' 전자공학회논문집 제36권, S편, 제6호, pp.96-103, 1999
  8. F. Marino, D. Guevorkian, and J. T. Astola 'Highly efficient high-speed/low-power architectures for the 1-D discrete wavelet transform,' IEEE Trans. Circuits Syst. II, vol.47, no. 12, pp.1492-1502, 2000 https://doi.org/10.1109/82.899643
  9. C. Chakrabarti and M. Vishwanath, 'Efficient realizations of the discrete and continuous wavelet transforms: from single chip implementations to mappings on SIMD array computers,' IEEE Trans. Signal Processing, vol.43, no.3, pp.759-771, 1995 https://doi.org/10.1109/78.370630
  10. K. Parhi and T. Nishitani, 'VLSI architectures for discrete wavelet transform,' IEEE Trans. VLSI Systems, vol.1, no.2, pp.191-202, 1993 https://doi.org/10.1109/92.238416
  11. F. Marino, 'A double-face bit-serial architecture for the ID discrete wavelet transform,' IEEE Transactions on CAS-ll, vol.47, no.1, pp.65-71, 2000
  12. K. Parhi, 'VLSI digital signal processing systems: design and implementation,' Wiley, 2000