Browse > Article

Bit-serial Discrete Wavelet Transform Filter Design  

Park Tae geun (가톨릭대학교 정보통신전자공학부)
Kim Ju young (가톨릭대학교 정보통신전자공학부)
Noh Jun rye (서울대학교 전기공학부)
Publication Information
The Journal of Korean Institute of Communications and Information Sciences / v.30, no.4A, 2005 , pp. 336-344 More about this Journal
Abstract
Discrete Wavelet Transform(DWT) is the oncoming generation of compression technique that has been selected for MPEG4 and JEPG2000, because it has no blocking effects and efficiently determines frequency property of temporary time. In this paper, we propose an efficient bit-serial architecture for the low-power and low-complexity DWT filter, employing two-channel QMF(Qudracture Mirror Filter) PR(Perfect Reconstruction) lattice filter. The filter consists of four lattices(filter length=8) and we determine the quantization bit for the coefficients by the fixed-length PSNR(peak-signal-to-noise ratio) analysis and propose the architecture of the bit-serial multiplier with the fixed coefficient. The CSD encoding for the coefficients is adopted to minimize the number of non-zero bits, thus reduces the hardware complexity. The proposed folded 1D DWT architecture processes the other resolution levels during idle periods by decimations and its efficient scheduling is proposed. The proposed architecture requires only flip-flops and full-adders. The proposed architecture has been designed and verified by VerilogHDL and synthesized by Synopsys Design Compiler with a Hynix 0.35$\mu$m STD cell library. The maximum operating frequency is 200MHz and the throughput is 175Mbps with 16 clock latencies.
Keywords
DWT; bit-serial; folding; pipeline; lattice filter;
Citations & Related Records
연도 인용수 순위
  • Reference
1 J. T. Kim, Y. H. Lee, T. Isshiki, and H. Kunieda, 'Scalable VLSI architectures for lattice structure-based discrete wavelet transform,' IEEE Trans. CAS-II, vol.45, no.8, pp.1031-1043, 1998
2 T. Park and S. Jung, 'High speed lattice based VLSI architecture of 2D discrete wavelet transform for real-time video signal processing,' IEEE Transactions on Consumer Electronics, Vol. 48, No.4, pp. 1026-1032, 2002   DOI   ScienceOn
3 C. Chakrabarti and M. Vishwanath, 'Efficient realizations of the discrete and continuous wavelet transforms: from single chip implementations to mappings on SIMD array computers,' IEEE Trans. Signal Processing, vol.43, no.3, pp.759-771, 1995   DOI   ScienceOn
4 K. Parhi, 'VLSI digital signal processing systems: design and implementation,' Wiley, 2000
5 S. Mallat, 'Multifrequency channel decompositions of images wavelet models,' IEEE Trans. Acoust., Speech, Signal Process., vol.37, no. 12, pp.2019-2110, 1989
6 R. Kronland-Martinet, J. Morlet, and A. Grossmann, 'Analysis of sound patterns through wavelet transforms,' Int. J. Pattern Recognition and Artificial Intelligence, vol.1, no.2, pp.273-302, 1987   DOI
7 M. Vishwanath, R. M. Owens, and M. J. Irwin, 'VLSI architectures for the discrete wavelet transform,' IEEE Trans. CAS-II, vol.42, no.5, pp.305-316, 1995
8 반성범, 박래홍, '이산 웨이블렛 변환을 위한 효율적인 VLSI구조,' 전자공학회논문집 제36권, S편, 제6호, pp.96-103, 1999
9 S. Mallat, 'A theory for multiresolution signal decomposition: The wavelet representation,' IEEE Trans. Pattern Anal. and Machine Intell., vol.11, no.7, pp.674-693, 1989   DOI   ScienceOn
10 K. Parhi and T. Nishitani, 'VLSI architectures for discrete wavelet transform,' IEEE Trans. VLSI Systems, vol.1, no.2, pp.191-202, 1993   DOI   ScienceOn
11 F. Marino, 'A double-face bit-serial architecture for the ID discrete wavelet transform,' IEEE Transactions on CAS-ll, vol.47, no.1, pp.65-71, 2000
12 F. Marino, D. Guevorkian, and J. T. Astola 'Highly efficient high-speed/low-power architectures for the 1-D discrete wavelet transform,' IEEE Trans. Circuits Syst. II, vol.47, no. 12, pp.1492-1502, 2000   DOI   ScienceOn