Journal of KIISE:Computer Systems and Theory (한국정보과학회논문지:시스템및이론)

Korean Institute of Information Scientists and Engineers (한국정보과학회)
권호 표지

SNP: A New On-Chip Communication Protocol for SoC

SNP : 시스템 온 칩을 위한 새로운 통신 프로토콜

  • 이재성 (서울대학교 전기컴퓨터공학부) ;
  • 이혁재 (서울대학교 전기컴퓨터공학부) ;
  • 이찬호 (숭실대학교 정보통신전자공학부)
  • Published : 2005.10.01
Download PDF
⟨ Previous Next ⟩

Abstract

For high density SoC design, on-chip communication based on bus interconnection encounters bandwidth limitation while an NoC(Network-on-Chip) approach suffers from unacceptable complexity in its Implementation. This paper introduces a new on-chip communication protocol, SNP (SoC Network Protocol) to overcome these problems. In SNP, conventional on-chip bus signals are categorized into three groups, control, address, and data and only one set of wires is used to transmit all three groups of signals, resulting in the dramatic decrease of the number of wires. SNP efficiently supports master-master communication as well as master-slave communication with symmetric channels. A sequencing rule of signal groups is defined as a part of SNP specification and a phase-restoration feature is proposed to avoid redundant signals transmitted repeatedly over back-to-back transactions. Simulation results show that SNP provides about the same bandwidth with only $54\%$ of wires when compared with AMBA AHB.

고집적 SoC 설계시에 버스방식의 온칩 통신은 대역폭이 제한되는 문제점이 있고 NoC (Network-on-Chip) 방식에서는 구현의 복잡도가 증가하는 문제점이 있다. 본 논문에서는 이러한 문제점을 극복하는 새로운 온칩 통신 규격인 SNP(Soc Network Protocol)를 소개한다. SNP는 기존 버스의 신호선들을 세 가지 그룹인 제어(control), 주소(address), 데이타(data)로 나눈 뒤 하나의 채널을 통해 전송함으로써 신호선의 수를 줄인다. SNP 채널은 대칭구조로 사용되기 때문에 마스터-슬레이브 통신 방식뿐만 아니라 마스터-마스터 통신도 효율적으로 지원한다. 하나의 전송에 필요한 신호 그룹의 진행 규칙을 SNP 규격으로 정의하고, 동일한 정보가 반복적으로 전달되는 것을 방지하는 페이즈 복원 기능을 제안하여 통신대역을 효율적으로 사용할 수 있도록 한다. 산업계 표준 규격인 AMBA AHB와 비교한 결과 멀티미디어 타입의 데이타 전송시에 $54\%$의 신호선수만으로도 대등한 대역폭을 지원할 수 있음을 보인다.

Keywords

References

  1. ARM, AMBA Specification, Rev. 2.0, 1999
  2. IBM, CoreConnect Bus Architecture[Online]. Available: http://www-306.ibm.com/chips/techlib/productfamilies/CoreConnect_Bus_Architecture
  3. VSI Alliance, Virtual component interface standard[Online]. Available: http://www.vsi.org
  4. OCP International Partnership, Open core protocol specification [Online]. Available: http://www.ocpip. org
  5. CoreFrame architecture [Online]. Available: http://www.palmchip.com
  6. Wishbone specification [Online]. Available: http://www.opencores.org
  7. SuperHyway datasheets [Online]. Available: http://www.superh.com
  8. L. Benini and G. De Micheli, 'Network on Chips: A New SoC Paradigm,' IEEE Computer, pp. 70-78, Jan. 2002 https://doi.org/10.1109/2.976921
  9. K. K. Ryu, E. Shin, and V. J. Mooney, 'A Comparison of Five Different Multiprocessor SoC Bus Architectures,' in Proc. EUROMICRO Symp. on Digital Systems Design, pp. 202-209, Sept. 2001 https://doi.org/10.1109/DSD.2001.952283
  10. ARM, Multi-layer AHB Overview, 2001
  11. ARM, AMBA AXI protocol specification, 2003
  12. PCI specification [Online]. Available: http://www.pcisig.com
  13. 12C specification [Online]. Available: http://www.semiconductors.philips.com
  14. Serial Peripheral Interface [Online]. Available: http://www.mct.net/faq/spi.html
  15. T. T. Ye, L. Benini, G. D. Micheli, 'Packetized On-Chip Interconnect Communication Analysis for MPSoC,' in Proc. IEEE Design Automation and Test in Europe, pp. 344-349, Mar. 2003
  16. D. Wingard, 'MicroNetwrok based integration for SoCs,' in Proc. 38th Design Automation Conference, pp. 673-677, June 2001
  17. K.-M. Lee, S.-J. Lee, and H.-J. Yoo, 'Low Energy Transmission Coding for On-Chip Serial Communications.' in IEEE Int'l SOC Conference (SOCC), Sept. 2004 https://doi.org/10.1109/SOCC.2004.1362398
  18. M. B. Taylor, 'The Raw Processor A Scalable 32-bit Fabric for Embedded and General Purpose Computing,' in Proc. Hotchips XIII, Aug. 2001
  19. W. H. Ho and T. M. Pinkston, 'A Methodology for Designing Efficient On-Chip Interconnects on Well-Behaved Communication Patterns,' in Proc. of 9th Int'l Symp. on High-Performance Computer Architecture (HPCA-9), pp. 377-388, Feb. 2003
  20. K-M. Lee, et al., 'A 51mW 1.6GHz On-Chip Network for Low-Power Heterogeneous SoC Platform,' in IEEE Int'l Solid-State Circuits Conf. (ISSCC), pp. 152-153, Feb. 2004 https://doi.org/10.1109/ISSCC.2004.1332639
  21. S.- J. Lee, et al., 'An 800MHz Star-Connected On-Chip Network for Application to Systems on a Chip,' in IEEE Int'l Solid-State Circuits Conf. (ISSCC), Dig. Tech Papers, pp. 468-469, Feb. 2003 https://doi.org/10.1109/ISSCC.2003.1234390
  22. K.-M. Lee, 'Design and implementation of Low-Power Network-on-Chip for Application to High-Performance System-on-Chip Design,' Ph.D dissertation, KAIST, Daejeon, Korea, 2005
  23. SNP specification [Online]. Available: http://capp.snu.ac.kr