Browse > Article

SNP: A New On-Chip Communication Protocol for SoC  

Lee Jaesung (서울대학교 전기컴퓨터공학부)
Lee Hyuk-Jae (서울대학교 전기컴퓨터공학부)
Lee Chanho (숭실대학교 정보통신전자공학부)
Abstract
For high density SoC design, on-chip communication based on bus interconnection encounters bandwidth limitation while an NoC(Network-on-Chip) approach suffers from unacceptable complexity in its Implementation. This paper introduces a new on-chip communication protocol, SNP (SoC Network Protocol) to overcome these problems. In SNP, conventional on-chip bus signals are categorized into three groups, control, address, and data and only one set of wires is used to transmit all three groups of signals, resulting in the dramatic decrease of the number of wires. SNP efficiently supports master-master communication as well as master-slave communication with symmetric channels. A sequencing rule of signal groups is defined as a part of SNP specification and a phase-restoration feature is proposed to avoid redundant signals transmitted repeatedly over back-to-back transactions. Simulation results show that SNP provides about the same bandwidth with only $54\%$ of wires when compared with AMBA AHB.
Keywords
System-on-Chip; multimedia; on-chip interconnection; communication protocol; bus architecture;
Citations & Related Records
Times Cited By KSCI : 1  (Citation Analysis)
연도 인용수 순위
1 Wishbone specification [Online]. Available: http://www.opencores.org
2 SuperHyway datasheets [Online]. Available: http://www.superh.com
3 L. Benini and G. De Micheli, 'Network on Chips: A New SoC Paradigm,' IEEE Computer, pp. 70-78, Jan. 2002   DOI   ScienceOn
4 K. K. Ryu, E. Shin, and V. J. Mooney, 'A Comparison of Five Different Multiprocessor SoC Bus Architectures,' in Proc. EUROMICRO Symp. on Digital Systems Design, pp. 202-209, Sept. 2001   DOI
5 ARM, Multi-layer AHB Overview, 2001
6 ARM, AMBA AXI protocol specification, 2003
7 PCI specification [Online]. Available: http://www.pcisig.com
8 IBM, CoreConnect Bus Architecture[Online]. Available: http://www-306.ibm.com/chips/techlib/productfamilies/CoreConnect_Bus_Architecture
9 K-M. Lee, et al., 'A 51mW 1.6GHz On-Chip Network for Low-Power Heterogeneous SoC Platform,' in IEEE Int'l Solid-State Circuits Conf. (ISSCC), pp. 152-153, Feb. 2004   DOI
10 S.- J. Lee, et al., 'An 800MHz Star-Connected On-Chip Network for Application to Systems on a Chip,' in IEEE Int'l Solid-State Circuits Conf. (ISSCC), Dig. Tech Papers, pp. 468-469, Feb. 2003   DOI
11 K.-M. Lee, 'Design and implementation of Low-Power Network-on-Chip for Application to High-Performance System-on-Chip Design,' Ph.D dissertation, KAIST, Daejeon, Korea, 2005
12 SNP specification [Online]. Available: http://capp.snu.ac.kr
13 K.-M. Lee, S.-J. Lee, and H.-J. Yoo, 'Low Energy Transmission Coding for On-Chip Serial Communications.' in IEEE Int'l SOC Conference (SOCC), Sept. 2004   DOI
14 VSI Alliance, Virtual component interface standard[Online]. Available: http://www.vsi.org
15 OCP International Partnership, Open core protocol specification [Online]. Available: http://www.ocpip. org
16 CoreFrame architecture [Online]. Available: http://www.palmchip.com
17 T. T. Ye, L. Benini, G. D. Micheli, 'Packetized On-Chip Interconnect Communication Analysis for MPSoC,' in Proc. IEEE Design Automation and Test in Europe, pp. 344-349, Mar. 2003
18 D. Wingard, 'MicroNetwrok based integration for SoCs,' in Proc. 38th Design Automation Conference, pp. 673-677, June 2001
19 M. B. Taylor, 'The Raw Processor A Scalable 32-bit Fabric for Embedded and General Purpose Computing,' in Proc. Hotchips XIII, Aug. 2001
20 W. H. Ho and T. M. Pinkston, 'A Methodology for Designing Efficient On-Chip Interconnects on Well-Behaved Communication Patterns,' in Proc. of 9th Int'l Symp. on High-Performance Computer Architecture (HPCA-9), pp. 377-388, Feb. 2003
21 12C specification [Online]. Available: http://www.semiconductors.philips.com
22 Serial Peripheral Interface [Online]. Available: http://www.mct.net/faq/spi.html
23 ARM, AMBA Specification, Rev. 2.0, 1999