The Transactions of the Korean Institute of Electrical Engineers C (대한전기학회논문지:전기물성ㆍ응용부문C)

The Korean Institute of Electrical Engineers (대한전기학회)
권호 표지

A Delay Estimation Method using Reduced Model of RLC Interconnects

RLC 연결선의 축소모형을 이용한 지연시간 계산방법

  • Published : 2005.08.01
Download PDF
⟨ Previous Next ⟩

Abstract

This paper proposes a new method for delay time calculation in RLC interconnects. This method is simple, but precise. The proposed method can calculate delay time of RLC interconnects by simple numerical formula calculation without complex moment calculation using reduced model in RLC interconnects. The results using the proposed method for RLC circuits show that average relative error is within $10\%$ in comparison with HSPICE simulation results.

Keywords

References

  1. 김석윤, VLSI 시스템 회로 연결선의 모형화 및 해석, 시그마 프레스，1999년
  2. C.J. Alpert, A. Devgan, and C. Kashyap, 'RC delay metrics for performance optimization', IEEE Transactions on Computer-Aided Design of Integrated circuits and Systems, vol 20, pp571-582. May 2001 https://doi.org/10.1109/43.920682
  3. A. B. Kahng and S. Muddu, 'Efficient Gate Delay Modeling for Large Interconnect Loads', IEEE Multi-Chip Module Conf., Feb. 1996 https://doi.org/10.1109/MCMC.1996.510795
  4. Y.I. Ismail, E.G. Friedman. 'Equivalent elmore delay for RLC trees',IEEE Trans, computer-aided design, vol.19,no 1, Jan 2000 https://doi.org/10.1109/43.822622
  5. W. C. Elmore, 'The transient response of damped linear networks with particular regard to wideband amplifiers', J. Appl. Phys., Vol. 19, p. 55, 1948 https://doi.org/10.1063/1.1697872
  6. 김승용, 김기영, 김석윤, 'RC-class 연결선의 축소모형 을 이용한 대수적 지연시간 계산법', 대한전기학회 논문지 52C권 5호，pp193-200，May 2003