참고문헌
- S.McFarling, 'Combining Branch Predictors,' Technical Report TN-36, Digital Western Research Laboratory, June 1993
- T.Yeh and Y.Patt, 'Two-level Adaptive Branch Prediction,' Proceedings of the 24th International Symposium Microarchitecture (MICRO-24), Nov. 1991
- B.Calder, G.Reinman and D.Tullsen, 'Selective Value Prediction,' Proceedings of the 26th International Symposium on Computer Architecture (ISCA-26), May 1999 https://doi.org/10.1145/300979.300985
- Sang-Jeong Lee and Pen-Chung Yew, 'On Table Bandwidth and Its Update Delay for Value Prediction on Wide-Issue ILP Processors,' IEEE Transaction on Computers, Vol.50 No.8, pp.847-852, Aug. 2001 https://doi.org/10.1109/12.947012
- Sang-Jeong Lee and Pen-Chung Yew, 'On Augmenting Trace Cache for High-Bandwidth Value Prediction,' IEEE Transaction on Computers, Vol.51 No.9, pp.1074-1088, Sept. 2002 https://doi.org/10.1109/TC.2002.1032626
- M.Lipasti and J.Shen, 'Exceeding the Limit via Value Prediction,' Proceedings of the 29th International Symposium on Microarchitecture (MICRO-29), Dec. 1996
- M.Lipasti, Value Locality and Speculative Execution, Ph.D. Thesis in Electrical and Computer Engineering, Carnegie Mellon University, 1997
- B.Rychlik, J.Faistl, B.Krug, and J.Shen, 'Efficacy and Performance Impact of Value Prediction,' Parallel Architectures and Compilation Techniques (PACT98), Paris, Oct. 1998 https://doi.org/10.1109/PACT.1998.727186
- T.Sato, 'Evaluating the Impact of Reissued Instructions on Data Speculative Processor Performance,' Microprocessors and Microsystems, Vol. 25, Issue 9-10, pp.469-482, Elsevier, Jan. 2002
- Y.Sazeides and J.Smith, 'The Predictability of Data Values,' Proceedings of the 30th International Symposium on Microarchitecture (MICRO-30), Dec. 1997 https://doi.org/10.1109/MICRO.1997.645815
- K.Wang and M.Franklin, 'Highly Accurate Data Value Predictions using Hybrid Predictor,' Proceedings of the 30th International Symposium on Microarchitecture (MICRO-30), Dec. 1997 https://doi.org/10.1109/MICRO.1997.645819
- H.Zhou, C.Fu, E.Rotenberg, and T.Conte, A Study of Value Speculative Execution and Misspeculation Recovery in Superscalar Microprocessors, Technical Report, ECE Department, N.C. State University, Jan. 2001
- D.Burger and T.Austin, The SimpleScalar Tool Set, Version 2.0, Technical Report CS-TR-97-1342, University of Wisconsin, Madison, June 1997
- A.KleinOsowski, J.Flynn, N.Meares, and D.Lilja, 'Adapting the SPEC 2000 Benchmark Suite for Simulation-Based Computer Architecture Research,' Workshop on Workload Characterization held in conjunction with International Conference on Computer Design, Sept., 2000