The KIPS Transactions:PartA (정보처리학회논문지A)

Korea Information Processing Society (한국정보처리학회)
권호 표지
DOI QR코드

DOI QR Code

Implementation of Multiple-Valued Adder and Multiplier Using Current-Mode CMOS

전류모드 CMOS에 의한 다치 가산기 및 승산기의 구현

  • 성현경 (상지대학교 컴퓨터·정보공학부)
  • Published : 2004.04.01
Download PDF
⟨ Previous Next ⟩

Abstract

In this paper, the multiple-valued adders and multipliers are implemented by current-mode CMOS. First, we implement the 3-valued T-gate and the 4-valued T-gate using current-mode CMOS which have an effective availability of integrated circuit design. Second we implement the circuits to be realized 2-variable 3-valued addition table and multiplication table over finite fields $GF(3^2)$, and 2-variable 4-valued addition table and multiplication table over finite fields $GF(4^2)$ with the multiple-valued T-gates. Finally, these operation circuits are simulated under $1.5\mutextrm{m}$ CMOS standard technology, $15\mutextrm{A}$ unit current, and 3.3V VDD voltage Spice. The simulation results have shown the satisfying current characteristics. The 3-valued adder and multiplier, and the 4-valued adder and multiplier implemented by current-mode CMOS is simple and regular for wire routing and possesses the property of modularity with cell array. Also, since it is expansible for the addition and multiplication of two polynomials in the finite field with very large m, it is suitable for VLSI implementation.

본 논문에서는 전류모드 CMOS를 사용하여 다치 가산기 및 다치 승산기를 구현하였으며, 먼저 효과적인 집적회로 설계 이용성을 갖는 전류모드 CMOS를 사용하여 3치 T-게이트와 4치 T-게이트를 구현하였다. 구현된 다치 T-게이트를 조합하여 유한체 $GF(3^2)$의 2변수 3치 가산표와 승산표를 실현하는 회로를 구현하였으며, 이들 다치 T-게이트를 사용하여 유한체 $GF(4^2)$의 2변수 4치 가산표와 승산표를 실현하는 회로를 구현하였다. 또한, Spice 시뮬레이션을 통하여 이 회로들에 대한 동자특성을 보였다. 다치 가산기 및 승산기들은 $1.5\mutextrm{m}$ CMOS 표준 기술의 MOSFET 모델 LEVEL 3을 사용하였고, 단위전류는 $15\mutextrm{A}$로 하였으며, 전원전압은 3.3V를 사용하였다. 본 논문에서 구현한 전류모드 CMOS의 3치 가산기와 승산기, 4치 가산기와 승산기는 일정한 회선경로 선택의 규칙성, 간단성, 셀 배열에 의한 모듈성의 이점을 가지며 특히 차수 m이 증가하는 유한체의 두 다항식의 가산 및 승산에서 확장성을 가지므로 VLSI화 실현에 적합한 것으로 생각된다.

Keywords

References

  1. C. M. Allen and D. D. Givone, 'A Minimization Technique for Multiple-Valued Logic Systems,' IEEE Trans. Computer, Vol.C-17, pp.182-184, Feb., 1968 https://doi.org/10.1109/TC.1968.227407
  2. Z. G. Vranesic, E. S. Lee and K. C. Smith, 'A ManyValued Algebra for Switching Systems,' IEEE Trans. Computer, Vol.C-19, pp.964-971, Oct., 1970 https://doi.org/10.1109/T-C.1970.222803
  3. K. C. Smith, 'The Prospects for Multi-Valued Logic : A Technology and Applications View,' IEEE Trans. on Computer, Vol.C-30, pp.619-634, Sept., 1981 https://doi.org/10.1109/TC.1981.1675860
  4. S. L. Hurst, 'Multiple-Valued Logic~Its Status and Its Future,' IEEE Trans. Computer, Vol.C-33, pp.1160-1170, Dec., 1984 https://doi.org/10.1109/TC.1984.1676392
  5. K. C. Smith, 'Multiple-Valued Logic : a Tutorial and Application,' IEEE Computer Mag., pp.17-27, Apr., 1987 https://doi.org/10.1109/2.48
  6. T. Hanyu, M. Kameyama, T. Higuchi, 'Prospects of Multiple-Valued VLSI Processors,' IEICE Trans. Electron, Vol.E76-C, No.3, pp.383-392, Mar., 1993
  7. S. P. Onneweer jand H. G. Kerkhoff, 'Current-Mode CMOS High-Radix Circuits,' IEEE Proc. of 16th International Symposium on Multiple-Valued Logic, Virginia, USA, pp.60-69, May, 1986
  8. J. T. Butler, J. H. Pugsley, C. B. Silio, Jr., 'High-Speed Multiplier Uses 50 Percent Less Chip Area and Power,' IEEE Computer Mag., Vol.20, No. 8, pp.109-110, Aug., 1987
  9. T. Yamakawa, T. Miki and F., 'The Design and Fabrication of the Current Mode Fuzzy Logic Semicustom IC in Standard CMOS IC Technology,' IEEE Proc. of 15th International Symposium on Multiple Valued Logic, Kingston, Ontario, Canada, pp.76-82, May, 1985
  10. K. W. Current, 'Current-Mode CMOS Multiple-Valued Logic Circuits,' IEEE J. Solid-State Circuits, Vol.29, No.2, pp.95-107, Feb., 1994 https://doi.org/10.1109/4.272112
  11. C. Moraga and W. Wang, 'Evolutionary Methods in the Design of Quaternary Digital Circuits,' IEEE Proc. of 28th International Symposium on Multiple-Valued Logic, Fukuoka, Japan, pp.89-94, May, 1998 https://doi.org/10.1109/ISMVL.1998.679309
  12. B. Fraser and G. W. Dueck, 'Multiple-Valued Logic Minimization Using Universal Literals and Cost Tables,' IEEE Proc. of 28th International Symposium on Multiple-Valued Logic, Fukuoka, Japan, pp.239-244, May, 1998 https://doi.org/10.1109/ISMVL.1998.679449
  13. T. Ike, T.Hanyu and M. Kameyama, 'Fully SourceCoupled Logic Based Multiple-Valued VLSI,' IEEE Proc. of 32nd International Symposium on Multiple-Valued Logic, Boston, Massachusetts, USA, pp.270-275, May, 2002
  14. T. Uemura and T. Baba, 'Demonstration of a Novel Multiple-Valued T-Gate Using Multiple-Junction Surface Tunnel Transistors and Its Application to Three-Valued Data Flip-Flop,' IEEE Proc. of 30th International Symposium on Multiple-Valued Logic, Portland, USA, pp.305-310, May, 2000 https://doi.org/10.1109/ISMVL.2000.848636
  15. T. Uemura and T. Baba, 'A Three-Valued D-Flip-Flop and Shift Register Using Multiple-Junction Surface Tunnel Transistors,' IEEE Proc. of 31st International Symposium on Multiple-Valued Logic, Warsaw, Poland, pp.89-93, May, 1998 https://doi.org/10.1109/ISMVL.2001.924559
  16. N.Weste and K. Eshraghian, Principles of CMOS VLSI Design : A Systems Perspective, Addison-Wesley, Reading, Massachusetts, USA, 1993
  17. Z. Zilic and Z. Branesic, 'Current-Mode CMOS Galois Field Circuits,' IEEE Proc. of 23rd International Symposium on Multiple-Valued Logic, Sacramento, CA, USA, pp.245-250, May, 1993 https://doi.org/10.1109/ISMVL.1993.289552
  18. S. Lin and D. J. Costello, Jr., Error Control Coding Fundamentals and Applications, Prentice-Hall Inc., Englewood Cliffs, New Jersey, 1983
  19. R. Lidl, H. Nieder and P. M. Cohn, Finite Fields, Addison-Wesley, Reading, Massachusetts, USA, 1983