Journal of the Institute of Electronics Engineers of Korea SD (대한전자공학회논문지SD)

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지

Reduction of short channel Effects in Ground Plane SOI MOSFET′s

Growld Plane SOI MOSFET의 단채널 현상 개선

  • Published : 2004.04.01
Download PDF
⟨ Previous Next ⟩

Abstract

This paper reports the measurement and analysis of the short channel effects and the punchthrough voltage of SOI-MOSFET with a self-aligned ground plane electrode in the silicon mechanical substrate underneath the buried oxide. When the channel length is reduced below 0.2${\mu}{\textrm}{m}$ it is observed that the threshold voltage roll-off and the subthreshold swing with channel length are reduced and DIBL is improved more significantly in GP-SOI devices than FD-SOI devices. It is also observed from the dependence of threshold voltage with substrate biases that the body factor is a higher in GP-SOI devices than FD-SOI devices. From the measurement results of punchthrough voltage, GP-SOI devices show the higher punchthrough voltages than FD-SOI devices

매몰 산화층 밑의 실리콘 기판에 자기정렬 방법으로 ground plane 전극을 만든 SOI MOSFET의 단채널 현상과 Punchthrough 특성을 측정·분석하였다. 채널 길이가 $0.2{\mu}m$ 이하의 소자에서는 GP-SOI 소자가 FD-SOI 소자보다 채널 길이에 따른 문턱전압 저하 및 subthreshold swing이 작고 DIBL 현상이 크게 개선됨을 알 수 있었다. 기판전압에 따른 문턱전압 특성으로부터 GP-SOI 소자의 body factor가 FD-SOI 소자보다 큰 것을 알 수 있었다. 그리고 punchthrough 전압 특성으로부터 GP-SOI 소자의 punchthrough 전압이 FD-SOI 소자보다 큰 것을 알 수 있었다.

Keywords

References

  1. Jean-Pierre Colinge, Silicon-on-Ins ulator Technology: Materials to VLSI, 2nd edition, Na, Kluwer, 1997
  2. H.-S.P. Wong, K.K. Chan,Y.Taur, 'Self-Aligned(Top and bottom) Double-Gate MOSFET with a 5mm thick silicon channel', Tech. Digest of IEDM, pp. 427-430, 1997 https://doi.org/10.1109/IEDM.1997.650416
  3. H.Takato, K. Sunouchi, N. Okabe, A. Nitayama, K. Hieda, F. Horiguchi, and F. Masuoka, 'High performance CMOS Surrounding Gate Transistor (SGT) for ultra high density LSIs,' Tech. Digest of IEDM, pp. 222-225, 1988 https://doi.org/10.1109/IEDM.1988.32796
  4. D. Hisamoto, T. Kaga, Y. Kawamoto, E.Takeda, 'A fully depleted Lean-channel Transistor(DELTA) -A novel vertical ultrathin SOI MOSFET,' Tech. Digest of IEDM, pp. 833-836, 1989 https://doi.org/10.1109/IEDM.1989.74182
  5. J.P. Colinge, M.H Gao, A. Romano-Rodriguez, H Maes, and e. Claeys, 'Silicon-On-Insulator Gate-Ail-Around Device,' Tech. Digest of IEDM, pp. 595-598, 1990 https://doi.org/10.1109/IEDM.1990.237128
  6. X. Huang, W.C. Lee, C. Kuo, D. Hisamoto, L. Chang, J. Kedzierski, E. Anderson, H. Takeuchi, Y.K. Choi, K. Asano, V. Subramanian, T.J. King, J. Bokor, and C. Hu, 'Sub 50nrn FinFET: PMOS,' Tech. Digest. of IEDM, pp. 67-70, 1999 https://doi.org/10.1109/IEDM.1999.823848
  7. J.T Park, J.P. Colinge, and C.H. Diaz, 'Pi-Gate SOI MOSFET,' IEEE Electron Device Letter, vol. 22, No.8, pp. 405-406, 2001 https://doi.org/10.1109/55.936358
  8. F.-Lyang, H.-Y.Chen, F-C,Chen, C.-C.Huang, C.-Y.Chang, H-k.Chiu, C-C.Lee, C.-C.Chen, H.-T.Huang, C.-J.Chen, H.-J.Tao, Y.-C.Yeo, M-S.Liang, and C.Hu, '25nm CMOS Omega FETs.', Tech. Digest of IEDM, pp. 255-258, 2002 https://doi.org/10.1109/IEDM.2002.1175826
  9. M.Horinchi, T.Teshima, K.Tokurnasu, and K.Yamaguchi, 'High Current Small-Parasitic-Capacita nee MOSFET on a Poly-Si Interlayered(PSI:4) SOI wafer.' IEEE Trans. Electron Devices, vol.45 no.5, pp. 1111-1115, 1998 https://doi.org/10.1109/16.669551
  10. W.xiong, K.Ramkumar, S.J. Jang, J.T. Park, and J.P. Colinge,' Self-Aligned Ground-Plane FDSOI MOSFET.' Proc. of SOI/IEEE, pp. 23-24, 2002 https://doi.org/10.1109/SOI.2002.1044401
  11. T. Ernst, and S. Cristoloveanu, 'Buried Oxide Fringing Capacitance : A new Physical Model and its Implication on SOI Device Scaling and Arch itecture. 'Proc. of SOI/IEEE, pp. 38-39, 1993, pp. 345-357, June 1998 https://doi.org/10.1109/SOI.1999.819847