The Journal of Korean Institute of Communications and Information Sciences (한국통신학회논문지)

The Korean Institute of Commucations and Information Sciences (한국통신학회)
권호 표지

An ACS for a Viterbi Decoder Using a High-Speed Low-Power Comparator

고속 저전력 비교기를 사용한 비터비 검출기용 ACS

  • Published : 2004.01.01
Download PDF
⟨ Previous Next ⟩

Abstract

Viterbi decoders are widely used for communication and high-density storage devices. An add-compare-select(ACS) unit has been an active research area for a long time because it is the most critical component in determining the operation speed and power-consumption of the Viterbi decoder. We propose a new comparator which is faster and consumes less power than existing ones. We also used the new comparator for a Viterbi decoder and our simulations results show the Viterbi decoder outperforms existing ones at least $20\%$ in its operating speed.

비터비 검출기는 통신용 모뎀 및 고밀도 기록장치 관련 분야에서 많이 쓰이는데, 그 구성회로 중 add-compare-selection(ACS) 연산부는 연산 속도 및 전력 소모량 측면에서 가장 결정적인 역할을 하기 때문에 오랜 연구의 대상이었다. ACS는 기본적으로 덧셈기, 비교기, 그리고 표준화기로 구성되어 있는데, 본 논문에서는 기존의 비교기에 비하여 고속 동작이 가능하고 전력 소모량 면에서도 우수한 비교기를 제안하고, ACS에 효과적으로 적용하여, 기존의 비터비 디코더에서 사용하던 ACS에 비하여 약 $20\%$의 속도 향상이 가능함을 시뮬레이션을 통하여 증명하였다.

Keywords

References

  1. F. Dolivo, 'Signal processing forhigh-density digital magnetic recording',presented at COMPEURO '89Hamburg. Germany, May 1989, in ProcVLSI and Computer Peripherals, W. E.Probster and H. Reiner, Eds. Rockville,MD:IEEE Computer Society Press,1989, pp. 1.91-1.96
  2. J. C. Coker, R. L. Galbraith. G. JKerwin, J. W. Rae. and P. AZiperovich, 'Integrating a partial-response, maximum likelihood channelinto the 0681 disk drive' in Proc. 24thAsilomar Conf. Signals. SystComput., Pacific Grove. CAvol. 2, pp.674-677, Nov. 1990
  3. R. Wood, and D. Petersen. 'Viterbidetection of class IV partial responseon a magnetic recording channel', IEEETrans. on Comm., vol. 34, no. 5, pp.454-461, May. 1986 https://doi.org/10.1109/TCOM.1986.1096563
  4. A. J. Viterbi, Error bounds forconvolutional codes and an asymptotically optimum decoding algorithm',IEEE Trans. Inform. Theory, volIT-13, pp. 260-269, Apr. 1967 https://doi.org/10.1109/TIT.1967.1054010
  5. R. D. Cideciyan et al., PRML system fordigital magnetic recording', IEEE Journal on selected Areas inCommunications, vol. 10, No. 1, Jan.1992. Pp. 38-56 https://doi.org/10.1109/49.124468
  6. H. Thapar and A. Patel. 'A class of density in magnetic recording', IEEE Trans. Magn., vol. 23, pp. 3666-3668,Sept, 1987 https://doi.org/10.1109/TMAG.1987.1065230
  7. Y. Lin, C. Y. Yeh. Study of an extendedpartial-response, class IV, channel fordigital magnetic recording', Trans. onMagnetics, vol. 33, no. 5, pp 4392-4404,Sep. 1997 https://doi.org/10.1109/20.620452
  8. Y. Lin and G. Y. Yeh. 'A generalizedviterbi algorithm for detection ofpartial response recording systems',IEEE Trana. on Magnetics, vol. 32, no.5, Pp 3983-3985. Sep. 1996 https://doi.org/10.1109/20.539238
  9. G. Fettweis, et al. Thapar, 'Reducedcomplexity viterbi detector architecturesfor partial response signalling', Proc. ofGLOBECOM '95, pp. 559-563. 1995
  10. H. Ki, C. Lee, M. Song and Soo-WonKim, 'Folding viterbi detector withreduced complexity for EPRML systemapplications', IEE betters 17th, vol. 36,no. 4, Feb. 2000
  11. B. Shim. S. Cho, and J. Suh, Onimproved VLSI architecture for Viterbidecoder', IEEE TENCON, 1999
  12. C. Bernard, Paul H. Siegel. GottfriedUngerboeck, Hemant K. Thapar, 'VLSIArchtectures for metric normalizationin the viterbi algorithm, IEEE. Conf.SUPERC0MM/ICC'90, 1990
  13. L. Hui-Ling, Implementing the viterbialgorithm', IEEE Magn, Sep. 1995
  14. P. J. Black, T. H.-Y. Meng, 'A 140Mb/s32-State Radix-4 Viterbi Decoder'Solid-State Circuits, IEEE Journal ofVolume: 27 Issue: 12, Page(s): 1877-1885, Dec., 1992 https://doi.org/10.1109/4.173118
  15. R. Dean Adams et al, 'High SpeedGreater Than or Equal To CompareCircuit' , United States Patent5,592,142, Jan. 7, 1997
  16. S. S. Park, Binary Comparator, UnitedStates Patent 6,014,074, Jan. 1. 2000
  17. R. Zimmermann. W. Fichtner Low-Power Logic Styles: CMOS VersusPass-Transistor Logic, IEEE Journal of Solid-State Circuits, V0L.32, N0.7, pp.1079-1090 July 1997 https://doi.org/10.1109/4.597298
  18. P. J. Black, T. H. Meng, A 1 Gb/s,Four-State, Sliding Block ViterbiDecoder, IEEE Journal of Solid-StateCircuits. VOL. 32, NO. 6, Pp. 797- 805,June 1997 https://doi.org/10.1109/4.585246