JSTS:Journal of Semiconductor Technology and Science

  • 제3권4호
  • /
  • Pages.175-180
  • /
  • 2003
  • /
  • 1598-1657(pISSN)
  • /
  • 2233-4866(eISSN)
대한전자공학회 (The Institute of Electronics and Information Engineers)
권호 표지

An Adaptive Spatial Depth Filter for 3D Rendering IP

  • 발행 : 2003.12.01
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

In this paper, we present a new method for early depth test for a 3D rendering engine. We add a filter stage to the rasterizer in the 3D rendering engine, in an attempt to identify and avoid the occluded pixels. This filtering block determines if a pixel is hidden by a certain plane. If a pixel is hidden by the plane, it can be removed. The simulation results show that the filter reduces the number of pixels to the next stage up to 71.7%. As a result, 67% of memory bandwidth is saved with simple extra hardware.

키워드

참고문헌

  1. C.H. Yu and L.S. Kim, 'A hierarchical depth buffer for minimizing memory bandwidth in 3d rendering engine:depth filter', IEEE Proceedings of the 2003 International Symposium on Circuits and Systems, Vol. 2, pp 724-727, May, 2003 https://doi.org/10.1109/ISCAS.2003.1206076
  2. Inho. Lee, et al, 'A hardware-like highlevel language based environment for 3d graphics architecture exploration', IEEE Proceedings of the 2003 International Symposium on Circuits and Systems, Vol. 2, pp 512-515, May, 2003 https://doi.org/10.1109/ISCAS.2003.1206023
  3. S. Morein, 'ATI Radeon Hyper-Z technology', In Hot 3D Proceedings, Graphics Hardware Workshop 2000, Interlaken, Switzerland, August, 2000
  4. ATI Corporation, Radeon9700pro, 2002, http://www.ati.com/products/pc/radeon9700pro/index.html and http://www.ati.com/developer/techpapers.html
  5. W.C. Park, et al, 'A mid-texturing pixel rasterization pipeline architecture for 3D rendering processors', IEEE Proceedings of International Conference on Application-Specific Systems, Architectures and Processors, pp 173 - 182, July, 2002 https://doi.org/10.1109/ASAP.2002.1030717
  6. J. McCormack, R. McNamara, C. Gianos, L. Seiler, N. Jouppi, K. Correll, 'Neon: a single-chip 3D workstation graphics accelerator', Graphics Hardware Workshop 1998, pp 123-132, August, 1998 https://doi.org/10.1145/285305.285320
  7. L. Garber, 'The wild world of 3D graphics chips,' IEEE Computer, vol. 33, no. 9, pp 12-16, Sept, 2000 https://doi.org/10.1109/MC.2000.868692
  8. N. Greene, M. Kass and G. Miller, 'Hierarchical z-buffer visibility,'ACM Proceedings of SIGGRAPH', pp 231-238, Aug, 1993 https://doi.org/10.1145/166117.166147
  9. R. Kempf and C. Frazier, OpenGL reference manual, Addison Wesley, 1996