참고문헌
- K. Suzuki, T. Fujikawa and N. Kawakami, 'Application of high pressure prcess into Cu/Low-k technologies', Proc, of Interconnect Technology Conference on IEEE, p105, 2000 https://doi.org/10.1109/IITC.2000.854295
- R. J. Contolini, L. Tarte, R. T. Graff and L. B. Evans, 'Copper electroplanting process for sub-half-micron ULSI structures,' Proc. of VMIC '95, Santa Clara, CA, p322, 1995
- C. E. Murray and K. P. Rodbell, 'Texture inheritance in Al(Cu) interconnect materials', Journal of Applied Physics, vol. 89, no. 4, p2337, 2001 https://doi.org/10.1063/1.1337938
- C. R. Simpson, D. M. Pena and J. V. Cole, 'Considerations for integration of electroplated copper onto semiconductor substrates', Proc. of Electrochemical Society, vol. 98-6, p59, 1998
- T. G. Koetter, H. Wendrock, H. Schuehrer, C. Wenzel and K. wetzig, 'Relationship between microstructure and electromigration damage in unpassivated PVD copper damascene inter-connects', Micorelectronics Reliability, vol. 40, p1295, 2000 https://doi.org/10.1016/S0026-2714(00)00140-2
- K. K. Chol and S. W. Rhee, 'Chemical vapor deposition of copper film from hexafluoroacetyl-acetonateCu(I)vinycyclohexane', Thin Solid Films, vol. 397, p70, 2001 https://doi.org/10.1016/S0040-6090(01)01406-7
- S. D. Yosi and S. Lopatin, 'Integrated electroless metallization for ULSI', Electro-chimica Acta, vol. 44, p3639, 1999 https://doi.org/10.1016/S0013-4686(99)00067-5
- B. N. Park, S. C. Bae, S. H. Son, J. H. Lee and S. Y. Choi, 'Film properties of copper grown by the electroplating process', J. Kor. Phys. Soc., vol. 38, no.3, p232, 2001
- S. I. Wakabayashi et al., 'A build-up substrate utilizing a new via fill technology by electro-plating', Proc. of 4th Intermational Conference of Adhesive Joining and Coating Technology in Electronics Manufacturing, p 280, 2000 https://doi.org/10.1109/ADHES.2000.860620
- R. D. Mikkola and L. Chen, 'Investigation of the roles of the additive components for second generation copper electroplating chemistries used for advanced interconnect metalization', Proc. of Interconnect Technology conference on IEEE, p 117, 2000 https://doi.org/10.1109/IITC.2000.854299
- K. C. Park et al., 'Process integration of CD Cu as a seed layer for Cu electroplating and a plug-fill application', Proc. of Interconnect Technology conference on IEEE, p43, 2000 https://doi.org/10.1109/IITC.2000.854276
- K. Weiss et al., 'Development of different copper seed layers with respect to the copper electroplating process', Micorelectronic Engineering, vol. 50, p433, 2000 https://doi.org/10.1016/S0167-9317(99)00312-3