참고문헌
- M. Abramovici, M. A. Breuer and A. D. Fiedman, Digital Systems Testing and Testable Design, Computer Science Press, 1990
- B. Pouya and N. A. Touba, 'Synthesis of zeroaliasing elementary-tree space compactors', in Proc. IEEE VLSI Test Symp., 1998, pp. 70-77 https://doi.org/10.1109/VTEST.1998.670851
- N. A. Touba and E. J. McCluskey, 'Bit-fixing in pseudorandom sequences for scan BIST', IEEE Trans. Computer-Aided Design, vol. 20, 2001, pp, 545-555 https://doi.org/10.1109/43.918212
- G. Kiefer and H. J. Wunderlich, 'Using BIST Control for Pattern Generation', in Proc. Int. Test Conf., 1997, pp. 347-355 https://doi.org/10.1109/TEST.1997.639636
- K. Chakrabarty, B. T. Murray and V. Iyengar, 'Deterministic Built-In Self Test Pattern Generation for High-Performance Circuits using Twisted-Ring Counters', IEEE Trans. VLSI Systems, vol. 8, no. 5, 2000, pp. 633-636 https://doi.org/10.1109/92.894170
- C. Fagot, P. Girard and C. Landrault, 'On Using Machine Learning for Logic BIST', III Proc. Int. Test Conf., 1997, pp. 338-346 https://doi.org/10.1109/TEST.1997.639635
- S. Hellebrand, H. G. Liang and H. J. Wunderlich, 'A Mixed Mode BIST Scheme Based On Reseeding of Folding Counters', in Proc. Int. Test Conf., 2000, pp. 778-784 https://doi.org/10.1109/TEST.2000.894274
- G. Kiefer, H. Wunderlich: 'Deterministic BIST with Multiple Scan Chains', in Proc. Int. Conf., 1998, pp. 1057-1064 https://doi.org/10.1109/TEST.1998.743304
- C. Fagot, O. Gascuel, P. Girard, C. Landrault, 'On Calculating Efficient LFSR Seeds for Built-In Self Test', Test Workshop. European, 1999, pp. 7-14 https://doi.org/10.1109/ETW.1999.803819
- N. A. Touba, E. J. McCluskey, 'Altering a pseudo-random bit sequence for scan-based BIST', in Proc. Int. Test Conf., 1996, pp. 167-175 https://doi.org/10.1109/TEST.1996.556959
- S. B. Akers and W. Jansz, 'Test Set Embedding in Built-In Self-Test Environment', in Proc. Int. Test Conf., 1989, pp. 257-263 https://doi.org/10.1109/TEST.1989.82306
- S. Hellebrand, H. -J. Wunderlich, O. F. Haberl, 'Generating Pseudo-Exhaustive Vectors for External Testing', in Proc. Int. Test Conf., 1990, pp. 670-679 https://doi.org/10.1109/TEST.1990.114082
- H. S. Kim, J. K. Lee, S. H. Rang, 'A new multiple weight set calculation algorithm', in Proc. Int. Test Conf., 2001, pp. 878-884 https://doi.org/10.1109/TEST.2001.966710
- S. Wang, 'Low hardware overhead scan based 3-weight weighted random BIST', Proc. Int. Test Conf., 2001, pp. 868-877 https://doi.org/10.1109/TEST.2001.966709
- H. Lee, S. Rang, 'A new weight set generation algorithm for weighted random pattern generation,' in Proc. Int. Test Conf., 1999, pp. 160-165 https://doi.org/10.1109/ICCD.1999.808421
- C. V. Krishna, A. Jas, N. A. Touba, 'Test vector encoding using partial LFSR reseeding', in Proc. Int. Test Conf., 2001, pp. 885-893 https://doi.org/10.1109/TEST.2001.966711
- E. Kalligeros, X. Kavousianos, D. Bakalis, D. Nikolos, 'New reseeding technique for LFSR-based test pattern generation', On-line Testing Workshop, 2001, pp. 80-86 https://doi.org/10.1109/OLT.2001.937823
- S. Hellebrand, J. Rajski, S. Tarnick, S. Venkataraman, B. Courtois, 'Built-in test for circuits with scan based on reseeding of multiple-polynomial linear feedback shift registers', IEEE Trans. Comput., 1995, pp. 223-233 https://doi.org/10.1109/12.364534
- S. Hellebrand, S. Tarnick, J. Raj ski, B. Courtois, 'Generation of vector patterns through reseeding of multiple-polynomial linear feedback shift registers', in Proc. Int. Test Conf., 1992, pp. 120-129