References
- N. Nagi, A. Chatterjee, H. Yoon and T,. A. Abraham, 'signature analysis for analog and mixed-signal circuit test response compaction', IEEE trans. on Computer-Aided Design, Vol. 17, No. 6, pp. 540-546, June 1998 https://doi.org/10.1109/43.703834
- J. Roh and J. A. Abraham, 'Subband Filtering scheme for analog and mixed-signal circuit testing', Proc. Int. Test. Conf., pp. 221-229,1999 https://doi.org/10.1109/TEST.1999.805634
- C. Y. Pan and K. T. Cheng, 'Pseudorandom testing for mixed-signal circuits', IEEE Trans. on Computer-Aided Design, Vol. 19, No. 10, pp. 1173-1185, October 1997 https://doi.org/10.1109/43.662678
- P. N. Variyam and A. Chatterjee, 'Test generation for linear, time-invariant analog circuits', IEEE Trans. on Computer-Aided Design, Vol. 19, No. 10, pp. 1189-1201, October 2000 https://doi.org/10.1109/43.875320
- P. N. Variyam and A. Chatterjee, 'Test generation for comprehensive testing of linear analog circuits', Proc. int. Conf. Computer-Aided Design, pp. 382-285, 1997 https://doi.org/10.1109/ICCAD.1997.643564
- C. Y. PAN and K. T. Cheng, 'test generation for linear, time-invariant analog circuits', IEEE Trans. Circuits and Systems-II, vol. 46, No. 5, pp. 554-564, May 1999 https://doi.org/10.1109/82.769804
- B. Dufort and G. W. Roberts, 'On-chip analog generation for mixed-signal built-in self-test', IEEE J. of solid-state Circuit, Vol. 34, No. 3, pp. 318-330, March 1999 https://doi.org/10.1109/4.748183
- P. N. Variyam, A. Chatterjee and N. Nagi, 'Low-cost and effcient digital-compatible BIST for analog circuits using pulse response sampling', Proc. VLSI Test Symposium, pp. 261-266, 1997 https://doi.org/10.1109/VTEST.1997.600285
- Y. K. Malaiya and A. P. Jayasumana, 'Enhancement of resolution in supply current based testing for large ICs', Proc. VLSI Test Symosium, pp. 291-296, 1991 https://doi.org/10.1109/VTEST.1991.208173
- Z. Wang, G. Gielen and W. Sansen, 'Probabilistic fault detection and the selection of measurements for analo integrated circuits', IEEE Trans. on Computer-Aided Design, Vol. 17, No. 9, pp. 862-872, September 1998 https://doi.org/10.1109/43.720321
- Z. R. Yang, M. Zwolinski, C. D. Chalk and A.C. Wiliams, 'Applying a robust heteroscedastic probabilistic neural network to analog fault detection and classification', IEEE Trans. on Computer-Aided Design, Vol. 19, No. 1, pp. 142-151, January 2000 https://doi.org/10.1109/43.822626
- B. Kaminska, K. Arsbi, I. Bell, J. L. Huertas, B. Kim, A. Rueda and M. Soma, 'Analog and mixed-signal bench-mark circuits-first release', Proc. Int. Test Conf., pp. 183-190, 1997
- L. Milor and V. Visvanathan, 'Detection of catastrophic faults in analog integrated circuits,' IEEE Trans. on Computer-Aided Design, Vol. 8, No. 2, pp. 114-130, February 1989 https://doi.org/10.1109/43.21830
- HSPICE User's Manual, Avanti! Corporation, Fremont, CA, USA.