Journal of KIISE:Computer Systems and Theory (한국정보과학회논문지:시스템및이론)

Korean Institute of Information Scientists and Engineers (한국정보과학회)
권호 표지

System Resource Utilization Analysis based on Model Checking Method

모델 체킹을 이용한 시스템의 자원 활용 분석

  • 방기석 (고려대학교 컴퓨터학과) ;
  • 진현욱 (고려대학교 컴퓨터학과) ;
  • 최진영 (고려대학교 컴퓨터학과) ;
  • 유혁 (고려대학교 컴퓨터학과)
  • Published : 2003.02.01
Download PDF
⟨ Previous Next ⟩

Abstract

This paper addresses how model checking methods can be applied to utilization analysis of system. Measuring a system performance using simulation is an easy task but finding the bottleneck in a certain system is not an easy task. Especially, system is getting complicated and interacts with other systems, which makes the analysis very difficult. As an alternative approach, we show that can specify system utilization properties using temporal logic, and can find a reason of a system performance drop easily using model checking.

본 논문에서는 모델 체킹을 시스템의 성능상의 효율성 분석에 적용하는 방법에 대해 논한다. 시뮬레이션이나 실험적인 측정을 통해 시스템의 성능저하를 찾는 건은 쉽지만, 성능을 저하시키는 요인을 분석해 내는 젓은 사실상 매우 어렵다. 특히, 시스템 지체가 매우 복잡해지고, 주위 다른 시스템과의 상호 동작을 하게 되면 소스코드의 분을 통한 오류 발견은 거의 불가능해진다. 이에 본 논문에서는 모델 체킹에 사용되는 시제논리를 통해 시스템의 자원 활용도를 명세하고, 이를 이용해서 모델 체킹을 수행함으로써 성능 저하를 발생시키는 요인을 찾아내는 방법에 대해 논한다

Keywords

References

  1. E. M. Clarke, O. Grumberg, D. A. Peled, Model Checking, MIT Press, 1999
  2. Z. Manna, A. Pnueli, The Temporal Logic of Reactive and Concurrent Systems, Springer-Verlag, 1992
  3. The Network Simulator - II, http://www.isi.edu/nsnam/ns
  4. L. Prylli and B. Tourancheau, R. Westrelin, 'An Improved NIC Program for High-Per formance MPI', Proceedings of Workshop on Cluster-Based Computing, 1999
  5. K. L. Macmillan, Symbolic Model Checking, Kluwer Academic Publishers, 1993
  6. G. J. Holzmann, Design and Validation of Computer Protocols, Prentice Hall, 1991
  7. G. J. Holzmann, 'The Model Checker SPIN,' IEEE Transactions on Software Engineering, May 1997 https://doi.org/10.1109/32.588521
  8. N. J. Boden, D. Cohen, R. E. Felderman, A. E. Kulawik, C. L. Seitz, J. N. Seizovic, and W. K. Su, 'Myrinet -- A Gigabit per-Second Local-Area Network,' IEEE-Micro, Vol. 15, No. 1, pp. 29-36, February 1995 https://doi.org/10.1109/40.342015
  9. P. Buonadonna, A. Geweke, and D. Culler, 'An Implementation and Analysis of the Virtual Interface Architecture,' Proceedings of SC'98, November 1998 https://doi.org/10.1109/SC.1998.10052
  10. T. V. Eicken, A. Basu, V. Buch, and W. Vogels, 'U-Net: A User-Level Network Interface for Parallel and Distributed Com puting,' Proceedings of 15th ACM SOSP, pp. 40-53, December 1995 https://doi.org/10.1145/224056.224061
  11. L. Prylli and B. Tourancheau, 'BIP: a new protocol designed for high performance networking on myrinet,' Proceedings of IPPS/SPDP98, 1998
  12. D. Dunning, G. Regnier, G. McAlpine, D. Cameron, B. Shubert, A. M. Berry, E. Gronke, and C. Dodd, 'The Virtual Interface Architecture,' IEEE Micro, Vol. 8, pp. 66-76, March-April 1998 https://doi.org/10.1109/40.671404
  13. C. Yoo, H. W. Jin, and S. -C. Kwon, 'Asynchronous UDP,' IEICE Transactions on Communications, Vol.E84-B, No.12, December 2001
  14. D. Anderson, J. Chase, S. Gadde, A. Gallatin, K. Yocum, and M. Feeley, 'Cheating the I/O Bottleneck: Network Storage with Trapeze/Myrinet,' Proceedings of the 1998 USENIX Technical Conference, June 1998
  15. T. E. Anderson, D. E. Culler, D. A. Patterson, and the NOW Team, 'A Case for Networks of Workstations: NOW,' IEEE Micro, February 1995 https://doi.org/10.1109/40.342018
  16. Myricom Inc., LANai 4, http://www.myri.com, February 1999
  17. H. W. Jin, K. S. Bang, J. Y. Choi, C. Yoo, 'Bottleneck Analysis of a Gigabit Network Interface Card,' Proceedings of 9th Internatio nal SPIN Workshop, pp. 170-185, May 2002
  18. Myricom Inc., Myrinet User's Guide, http://www.myri.com, 1996
  19. Proceedings of 9th Internatio nal SPIN Workshop Bottleneck Analysis of a Gigabit Network Interface Card H. W. Jin;K. S. Bang;J. Y. Choi;C. Yoo
  20. Myrinet User's Guide Myricom Inc.