The Transactions of the Korean Institute of Electrical Engineers D (대한전기학회논문지:시스템및제어부문D)

The Korean Institute of Electrical Engineers (대한전기학회)
권호 표지

Optimal Layout Methods for MOSFETs of Ultra Low Resistance

초저저항 MOS 스위치의 최적 배치설계

  • 김준엽 (세종대학교 전자공학과)
  • Published : 2002.12.01
Download PDF
⟨ Previous Next ⟩

Abstract

New layout methods for implementing MOS switches of ultra low channel resistance are presented. These area-effective layout methods include the waffle structure, zipper structure, star zag structure and fingered waffle structure. The design equations for these new layout structures are analyzed. The area-effectiveness of these structures is compared with that of the conventional alternating bar structure. MOS switches of the waffle structure were fabricated using a standard 0.25um CMOS process. The experimental characterization results of the fabricated MOS switches are presented. The analytical comparison and experimental results show that area reductions over 40% are achievable with the new structures.

Keywords

References

  1. A. I. Pressman, Swiching Power Supply Design, McGraw-Hill, New York, 1998
  2. A.S. Sedra, K.C. Smith, Microelectronic Circuits, Oxford, New York, 1998
  3. R.L. Geiger, P.E. Allen, N.R. Strader, VLSI Design Techniques for Analog and Digital Circuits, McGraw-Hill, New York, 1990
  4. K. Laker and W. Sansen, Design of Analog Integrated Circuits and Systems, McGraw-Hill, New York, 1994
  5. D.A. Grant and J.G. Gowar, Power MOSFETs Theory and Applications, Wiley, New York, 1989
  6. P. Grignoux and R.L. Geiger, 'Modeling of MOS transistors with nonrectangular-gate geometries', IEEE Transactions on Electron Devices, Vol. ED-29, No. 8, pp. 1261-1269, August 1982 https://doi.org/10.1109/T-ED.1982.20865
  7. P. Grignoux, Electrical Characteristics of Non-Rectangular Gate Transitional MOSFETs, M.S. Thesis, Texas A&M University, College Station, TX, 1981
  8. H.B. Bakoglu, Circuits, Interconnections, and Packaging for VLSI, Addison-Wesley, New York, 1990
  9. Circuits, Interconnections, and Packaging for VLSI H.B. Bakoglu