Journal of KIISE:Computer Systems and Theory (한국정보과학회논문지:시스템및이론)

Korean Institute of Information Scientists and Engineers (한국정보과학회)
권호 표지

A Dynamic Voltage Scaling Algorithm for Low-Energy Hard Real-Time Applications using Execution Time Profile

실행 시간 프로파일을 이용한 저전력 경성 실시간 프로그램용 동적 전압 조절 알고리즘

  • 신동군 (서울대학교 전기 컴퓨터 공학부) ;
  • 김지홍 (서울대학교 전기 컴퓨터 공학부)
  • Published : 2002.12.01
Download PDF
⟨ Previous Next ⟩

Abstract

Intra-task voltage scheduling (IntraVS), which adjusts the supply voltage within an individual task boundary, is an effective technique for developing low-power applications. In this paper, we propose a novel intra-task voltage scheduling algorithm for hard real-time applications based on average-case execution time. Unlike the conventional IntraVS algorithm where voltage scaling decisions are based on the worst-case execution cycles, tile proposed algorithm improves the energy efficiency by controlling the execution speed based on average-case execution cycles while meeting the real-time constraints. The experimental results using an MPEG-4 decoder program show that the proposed algorithm reduces the energy consumption by up to 34% over conventional IntraVS algorithm.

태스크내부에서 공급 전압을 조절하는 태스크내 전압 스케쥴링(IntraVS)은 저전력 프로그램을 구현하는 데 효과적인 방법이다. 본 논문에서는 경성 실시간 응용프로그램에서 평균 실행 시간에 대한 정보를 이용하여 전력 소모를 효과적으로 줄이는 새로운 태스크내 전압 스케쥴링 알고리즘을 제시한다. 최악 실행 시간을 사용하여 전압 조절의 결정을 내렸던 기존의 태스크내 전압 스케줄링과는 달리, 제안된 알고리즘은 평균 실행 시간에 바탕을 두고 실행 속도를 조절함으로써 주어진 시간 제약 조건을 만족시키면서도 기존 방법보다 에너지 효율성을 높일 수 있다. MPEG-4 디코더를 이용한 실험 결과, 제안된 알고리즘은 기존의 태스크내 전압 스케줄링에 비해서 전력 소모를 최대 34% 감소시켰다.

Keywords

References

  1. T. Burd and R. Broderson. Processor design for portable systems. Journal of VLSI Signal Processing, vol. 13, no. 2, pp. 203-222, 1996 https://doi.org/10.1007/BF01130406
  2. T. Sakurai and A. Newton. Alpha-power law MOSFET model and its application to CMOS inverter delay and other formulas. IEEE Journal of Solid State Circuits, vol. 25, no. 2, pp. 584-594, 1990 https://doi.org/10.1109/4.52187
  3. F. Yao, A. Demers, and S. Shenker. A scheduling model for reduced CPU energy. In Proc. of he 36th Annual Symposium on Foundations of Computer Scince, pp. 374-382, 1995 https://doi.org/10.1109/SFCS.1995.492493
  4. I. Hong, G. Qu, M. Potkonjak, and M. B. Srivastava. Synthesis techniques for low-power hard real-time systems on variable voltage processor. In Proc. of the 19th IEEE Real-Time Systems Symposium, pp. 178-187, 1998 https://doi.org/10.1109/REAL.1998.739744
  5. Y. Shin and K. Choi. Power conscious fixed priority scheduling for hard real-time systems. In Proc. of the 36th Design Automation Conference, pp. 134-139, 1999 https://doi.org/10.1145/309847.309901
  6. Y. Lee and C. M. Krishna. Voltage-clock scaling for low energy consumption in real-time embedded systems. In Proc. of the 6th International Conferene on Real-Time Computing Systems and Applications, pp. 272-279, 1999 https://doi.org/10.1109/RTCSA.1999.811255
  7. S. Lee and T. Sakurai. Run-time voltage hopping for low-power real-time systems. In Proc. of the 37th Design Automation Conference, pp. 806-809, 2000
  8. D. Shin, J. Kim, and S. Lee. Intra-task voltage scheduling for low-energy hard real-time applications. IEEE Design and Test of Computers, vol. 18, no. 2, pp. 20-30, 2001 https://doi.org/10.1109/54.914596
  9. S.-S. Lim, Y. H. Bae, G. T. Jang, B.-D. Rhee, S. L. Min, C. Y. Park, H. Shin, K. Park, and C. S. Kim. An accurate worst case timing analysis for RISC processors. IEEE Transactions on Software Engineering, vol. 21, no. 7, pp. 593-604, 1995 https://doi.org/10.1109/32.392980
  10. T. Ball and J. R. Larus. Using paths to measure, explain, and enhance program behavior. IEEE Computer, vol. 33, no. 7, pp. 57-65, 2000 https://doi.org/10.1109/2.869371
  11. T. Ishihara and H. Yasuura. Voltage scheduling problem for dynamically variable voltage processors. In Proc. of International Symposium On Low Power Electronics and Desgin, pp. 197-202, 1998
  12. T. Ball and J. R. Larus. Efficient path profiling. In Proc. of International Symposium on Microarchitecture, pp. 46-57, 1996 https://doi.org/10.1109/MICRO.1996.566449
  13. P. Puschner and R. Nossal. Testing the results of static worst-case execution-time analysis. In Proc. of the 20th IEEE Real-Time Systems Symposium, pp. 134-143, 1998 https://doi.org/10.1109/REAL.1998.739738