Journal of the Institute of Electronics Engineers of Korea SD (대한전자공학회논문지SD)

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지

A Study on the new four-quadrant MOS analog multiplier using quarter-square technique

  • Kim, Won-U (Dept.of Electronics Electric Engineering, Chungang University) ;
  • Byeon, Gi-Ryang (Dept.of Electronics Electric Engineering, Chungang University) ;
  • Hwang, Ho-Jeong (Dept.of Electronics Electric Engineering, Chungang University)
  • 김원우 (중앙대학교 전자전기공학부) ;
  • 변기량 (중앙대학교 전자전기공학부) ;
  • 황호정 (중앙대학교 전자전기공학부)
  • Published : 2002.06.01
Download PDF
⟨ Previous Next ⟩

Abstract

In this paper, a new four-quadrant MOS analog multiplier Is proposed using the quarter-square technique, which is based on the quadratic characteristics of MOS transistor operating in the saturation region and the difference operation of a source-coupled differential circuits. The proposed circuit has been fabricated in a p-well CMOS process. The multiplier achieves a total harmonic distortion of less than 1 percent for the both input ranges of 50 percent of power supply, a -3㏈ bandwidth of 30㎒ a dynamic range of 81㏈ and a power consumption of 40㎽. The active chip area is 0.54㎟. The supposed multiplier circuit is simple and adjust high frequency application because one input signal transfer output by one transistor.

본 논문에서는 포화영역에서 동작하는 MOS트랜지스터의 제곱특성과 소오스를 결합한 차동회로의 뺄셈기능을 이용하여 구현한 quarter-square기술방식의 새로운 4상한 MOS아날로그 곱셈기를 제안하였다. 본 논문에서 제안된 회로는 p-well CMOS 공정으로 설계-제작되어 특성측정을 하였다. 제작된 곱셈회로의 입력에 공급전압의 50%의 크기를 기치는 신호를 인가하였을 때, 1%미만의 왜율을 갖는 -1.3V에서 1.3V크기의 출력신호를 얻었고, 0에서30㎒까지의 -3㏈ 주파수대역을 측정하였고, 81㏈의 출력유동범위와 40㎽의 전력을 소모하였으며, 0.54㎟의 칩면적을 차지하였다. 제안된 곱셈회로는 회로구성이 간단할 뿐만 아니라, 입력신호가 한 개의 트랜지스터를 통하여 출력에 전달되므로 고주파 응용에도 적합하다.

Keywords

References

  1. R. L. Geiger, P. E. Allen and N. R Strader, Degital Techniques for Analog and Digital circuits, New York: McGraw-Hill, 1990
  2. J. W. Fattaruso and R. G. Meyer, 'MOS analog function synthesis,' IEEE J Solid-State Circuits, Vol. SC-22, No.6, pp. 1056-1063, Dec. 1987
  3. K. Bult and H. Wallinga, 'A class of analog CMOS circuits based on the square-law characteristic of an MOS transistor in saturation,' IEEE J. Solid-State Circuits, Vol. SC-22, No.3, 357-365, Jun. 1987
  4. A. P. Chandrakasan, S. Sheng, and R. W. Brodersen, 'Low power CMOS digital design,' IEEE J. Solid-State Circuits, Vol. 27, pp. 473-483, Apr. 1992 https://doi.org/10.1109/4.126534
  5. I. S. Abu-Khater, A. Bellaouar, and M. I. Elmastry, 'Circuit techniques for CMOS lowpower high-performace multipliers.' IEEE J. Solid State Circuits, Vol. 31, pp 1535-1546, Oct, 1996 https://doi.org/10.1109/4.540066
  6. J. V. Wait et al., 'Introduction to operational amplifier theory and applications,' McGraw-Hill, New York, 1975
  7. B. Gilbert, 'A high-performance monolithic multiplier using active feedback,' IEEE J. Solid-State Circuits, Vol. SC-9, No.6, pp. 364 -373, Dec. 1974
  8. B. Gilbert, 'A precesion four-quardrant multiplier with subnanosecond respond,' IEEE J. Solid-State Circuits, Vol. SC-3, No.6, pp. 353 - 365, Dec. 1968
  9. D. C. Sao and R G. Meyer, 'A four-quadrant NMOS multiplier,' IEEE J. Solid-State Circuits, Vol. SC -17, No.6, pp. 1174-1178, Dec. 1982
  10. J. N. Babanezhad and G. C. Temes, 'A '2fJ-V four-quadrant CMOS analog multiplier,' IEEE J. Solid-State Circuits, Vol. SC-20, No.6, pp. 1158-1167, Dec. 1985
  11. S. C. Qin and R. L. Geiger, 'A${\pm}$5V CMOS analog multiplier,' IEEE J. Solid-State Circuits, Vol. SC-22, No.6, pp. 1143-1146, Dec. 1986
  12. K. Bult and H. Wallinga, 'A CMOS four-quadrant analog multiplier,' IEEE J. Solid-State Circuits, Vol. SC-21, No.2, pp. 430-435, June 1986
  13. J. S. Pena-Finol and J. A. Connelly, 'A MOS four-quadrant analog multiplier using the quarter-square technique,' IEEE J. Solid-State Circuits, Vol. SC-22, No.6, pp. 1064-1073, Dec. 1987
  14. Z. Hong and H. Melchior, 'four-quadrant CMOS multiplier with resistors,' Electron. lett.' Vol. 20, No. 24, pp. 1015-1016, Nov. 1984 https://doi.org/10.1049/el:19840691
  15. Z. Hong and H. Melchior, 'Analogue four-quadrant CMOS multiplier with resistors,' Electron. lett.' Vol. 21, No. 12, pp. 531-532, June. 1985 https://doi.org/10.1049/el:19850375
  16. D. Brodarac et al., 'Novel sampled-data MOS multiplier,' Electron. lett.' Vol. 18, No.5, pp. 229-230, March 1982 https://doi.org/10.1049/el:19820156
  17. R. S. Muller and T. Kamins, 'Device electronics for integrated circuits,' John Wiley & Sons, New York, 1977
  18. P. E. Allen and D. R. Holberg, 'CMOS analog circuit design,' Holt, Rinehart and Winston, New York, 1987
  19. C. F. Law, S. S. Rofail, and K. S. Yeo, 'A Low-Power 16${\times}$16 -b parellel Multiplier Utilizing Pass-Transistor Logic.' IEEE J. Solid State Circuits, Vol. 34, No. 10, Oct. 1999 https://doi.org/10.1109/4.792613