한국정보과학회논문지:시스템및이론 (Journal of KIISE:Computer Systems and Theory)

한국정보과학회 (Korean Institute of Information Scientists and Engineers)
권호 표지

배치를 위한 효율적인 Elmore Delay 오차 보상 방법

Efficient Method for Elmore Delay Error Correction for Placement

  • 김신형 (한양대학교 전자전기제어계측공학과) ;
  • 임원택 (한양대학교 전자전기제어계측공학과) ;
  • 김선권 (삼성전자 반도체사업부) ;
  • 신현철 (한양대학교 전자컴퓨터공학부)
  • Kim, Sin-Hyeong (Dept. of Electronic Electrical Control and Instrumentation Engineering, Hanyang University) ;
  • Im, Won-Taek (Dept. of Electronic Electrical Control and Instrumentation Engineering, Hanyang University) ;
  • Kim, Sun-Kwon (Semiconductor Business Part, Samsung Electronics Corporation) ;
  • Shin, Hyun-Cheul (Dept. of Electronic computer Engineering, Hanyang University)
  • 발행 : 2002.06.01
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

지연시간 계산은 지연시간을 고려한 배치 단계에서 백만 번 이상도 수행되므로 효과적이면서 간단해야 한다. 본 논문에서는 계산은 매우 빠르고 간단하지만 수 백%의 오차를 가질 수 있는 Elmore delay를 개선하기 위해 Elmore delay와 SPICE 결과의 비율을 보상값으로 이용하는 방법을 제안한다. 제안한 새로운 방법은 resistance shielding effects를 고려하여 실험적으로 지연시간을 보상하여 그 오차를 크게 줄이며, 계산 복잡도는 Elmore delay와 같은 정도로 간단하다. Elmore delay가 31.6 ~ 145.2% 오차를 갖는 RC 트리에 대하여 실험한 결과, 보상된 delay의 오차는 2.5 ~ 22.7%로 크게 줄었다.

Delay estimation must be simple and efficient, since millions or more delay calculations may be required during a timing-driven placement stage. We have developed a new Modified Elmore delay estimation method, which is significantly more accurate than the original Elmore delay by considering resistance shielding effects, but has the same order of complexity with that of Elmore delay. Experimental results show that the suggested technique can significantly reduce the error in estimated delay, from 31.6 ~ 145.2% to 2.5 ~ 22.7%.

키워드

참고문헌

  1. W. C. Elmore, 'The Transient Response of Damped Linear Network with Particular Regard to Wideband Amplifiers,' J. Applied Physics, vol. 19, pp. 55-63, 1948 https://doi.org/10.1063/1.1697872
  2. K. Sato, M. Kawarabayashi, H. Emura and N. Maeda, 'Post-Layout Optimization for Deep Submicron Design,' Proceedings of the 33th Design Automation Conference, pp. 740-745, 1996 https://doi.org/10.1145/240518.240659
  3. C. P. Chen, Y. P. Chen, D. F. Wong, 'Optimal wire-sizing formula under the Elmore delay model,' Proceedings of the 33th Design Automation Conference, pp. 487-490, 1996 https://doi.org/10.1145/240518.240611
  4. L. Pileggi, 'Timing Metrics for Physical Design of Deep Submicron Technologies,' International Symposium on Physical Design, pp. 28-33, 1998 https://doi.org/10.1145/274535.274539
  5. L. T. Pillage and R. A. Rohrer, 'Asymptotic Waveform Evaluation for Timing Analysis,' IEEE Transactions on Computer-Aided Design, pp. 352-366, 1990 https://doi.org/10.1109/43.45867
  6. C. J. Alpert, A. Devgan and C. Kashyap, 'A Two Moment RC Delay Metric for Performance Optimization,' International Symposium on Physical Design, pp, 69-74, 2000 https://doi.org/10.1145/332357.332377
  7. C. J. Alpert, A. Devgan, C. V. Kashyap, 'RC Delay Metrics for Performance Optimization,' IEEE Transactions on Computer-Aided Design, vol. 20, pp. 571-582, 2001 https://doi.org/10.1109/43.920682
  8. J. Rubinstein, P. Penfield, M. A. Horowitz, 'Signal Delay in RC Tree Networks,' IEEE Transactions on Computer-Aided Design, vol. CAD-2, pp. 202-210, 1983 https://doi.org/10.1109/TCAD.1983.1270037
  9. C. Ratzlaff and L. T. Pillage, 'RICE: Rapid Interconnect Circuit Evaluator using AWE,' IEEE Transactions on Computer-Aided Design, pp. 763-776, 1994 https://doi.org/10.1109/43.285250
  10. C. P. Chen, N. Menezes, 'Spec-based Repeater Insertion and Wire-Sizing for On-chip Interconnect,' Proceedings of the 12th International Conference on VLSI Design, pp. 476-482, 1999 https://doi.org/10.1109/ICVD.1999.745201
  11. R. Gupta, B. Krauter, B. Tutuianu, J. Willis and L. T. Pileggi 'The Elmore delay as bound for RC trees with generalized input signals,' Proceedings of the 32th Design Automation Conference, pp. 364-369, 1995 https://doi.org/10.1109/DAC.1995.249974