참고문헌
- S. Song, W. S. Kim, J. M. Ha, G. G. Lee, J.-H. Ku, H. S. Kim, C. S. Kim, C. J. Choi, T. H. Choe, J. Y. Yoo, W. S. Song, J. W. Park, S. H. Jeong, D. H. Baek, K. Fujihara, H. K. Kang, S. I. Lee, and M. Y. Lee, 'High Performance Transistors with State-of-the-Art CMOS Technologies,' IEDM Tech. Dig., pp. 427-430, 1999 https://doi.org/10.1109/IEDM.1999.824185
- S. Song, W. S. Kim, J. S. Lee, T. H. Choe, J. H. Choi, M. S. Kang, U. I. Chung, N. I. Lee, K. Fujihara, H. K. Kang, S. I. Lee, and M. Y. Lee, 'Design of Sub-100nm CMOSFETs: Gate Dielectrics and Channel Engineering,' Symp. on VLSI Technology Dig. of Tech. Papers, pp. 190-191,2000 https://doi.org/10.1109/VLSIT.2000.852821
- T. Ghani, S. Ahmed, P. Aminzadeh, J. Bielefeld, P. Charvat, C. Chu, M. Harper, P. Jacob, C. Jan, J. Kavalieros, C. Kenyon, R. Nagisetty, P. Packan, J. Sebastian, M. Taylor, J. Tsai, S. Tyagi, S. Yang, and M. Bohr, '100nm Gate Length High Performance / Low Power CMOS Transistor Structure,' IEDM Tech. Dig., pp. 415-418, 1999 https://doi.org/10.1109/IEDM.1999.824182
-
M. Mehrotra, J. C. Hu, A. Jain, W. Shiau, S. Hattangady, V. Reddy, S. Aur, and M. Rodder, 'A 1.2V, Sub-
$0.09{\mu}m$ Gate Length CMOS Technology,' IEDM Tech. Dig., pp. 419-422,1999 https://doi.org/10.1109/IEDM.1999.824183 - I. Y. Yang, K. Chen, P. Smeys, J. Sleight, L. Lin, M. Leong, E. Nowak, S. Fung, E. Maciejewski, P. Varekamp, W. Chu, H. Park, P. Agnello, S. Crowder, F. Assaderaghi, and L. Su, 'Sub-60nm Physical Gate Length SOl CMOS,' IEDM Tech. Dig., pp. 431-434, 1999 https://doi.org/10.1109/IEDM.1999.824186
- A. Ono, K. Fukasaku, T. Matsuda, T. Fukai, N. Ikezawa, K. Imai, and T. Horiuchi, 'A 70nm Gate Length CMOS Technology with 1.0V Operation,' Symp. on VLSI Technology Dig. of Tech. Papers, pp. 14-15,2000 https://doi.org/10.1109/VLSIT.2000.852750
- S. Song, J. H. Yi, W. S. Kim, J. S. Lee, K. Fujihara, H. K. Kang, J. T. Moon, and M. Y. Lee, 'CMOS Device Scaling Beyond 100nm,' IEDM Tech. Dig., pp. 235-238, 2000 https://doi.org/10.1109/IEDM.2000.904300