Journal of Electrical Engineering and information Science

The Korean Institute of Electrical Engineers (대한전기학회)
권호 표지

Design of a Scalable Systolic Synchronous Memory

  • Published : 1997.08.01
Download PDF
⟨ Previous Next ⟩

Abstract

This paper describes a scalable systolic synchronous memory for digital signal processing and packet switching. The systolic synchronous memory consists of the 2-D array of small memory blocks which are fully pipelined and communicated in three directions with adjacent blocks. The maximum delay of a small memory block becomes the operation speed of the chip. The array configuration is scalable for the entire memory size requested by an application. it has the initial latency of N+3 cycles with NxN array configuration. We designed an experimental 200 MHz 4Kb static RAM chip with the 4x4 array configuration of 256 SRAM blocks. It was fabricated is 0.8$\mu\textrm{m}$ twin-well single-poly double-metal CMOS technology.

Keywords

References

  1. IEEE J. Solid-State Circuits v.SC-18 no.5 A divided word-line structure in the static RAM and its application to a 64k full CMOS RAM M.Yoshimoto;K.Anami;H.Shinohara;T.Yoshihara;H.Takagi;S.Nagao;S.Kayano;T.Nakano
  2. IEEE J. Solid-State Circuits v.25 no.5 A 20-ns 4-Mb CMOS SRAM with hierarchical word decoding architecture T.Hirose;H.Kuriyama;S.Murakami;K.Yuzuriha;T.Mukai;K.Tsutsumi;Y.Nishimura;Y.Kohno;K.Anami
  3. IEEE J. Solid-State Circuits v.25 no.3 Pipeline architecture for fast CMOS buffer RAM's D.Schmitt-Landsiedel;B.Hoppe;G.Neuendorf;M.Wurm;J.Winnerl
  4. IEEE J. Solid-State Circuits v.26 no.9 A VLSI array processor for 16-point FFT M.K.Lee;K.W.Shin;J.K.Lee
  5. Proc. IEEE ICECS High throughput systolic memory architecture using three directional data flows G.J.Jeong;K.H.Kwon;M.K.Lee;S.H.Ahn
  6. Proc. Int. Conf. VLSI Design A scalable memory system design K.H.Kwon;G.J.Jeong;M.K.Lee;S.H.Ahn
  7. Proc. IEEE Int. Conf. Computer Design A systolic architecture for high speed pipelined memories A.G.Dickinson;C.J.Nicol
  8. IEEE J. Solid-State Circuits v.31 no.3 A scalable pipelined architecture for fast buffer SRAM's A.G.Dickinson;C.J.Nicol
  9. Semiconductor memories B.Prince