Systolic array 구조를 갖는 움직임 추정기 설계

Design of a motion estimator with systolic array structure

  • 정대호 (원광대학교 전자공학과) ;
  • 최석준 (원광대학교 전자공학과) ;
  • 김환영 (원광대학교 전자공학과)
  • 발행 : 1997.10.01

초록

In the whole world, the research about the VLSI implementation of motion estimation algorithm is progressed to actively full (brute force) search algorithm research with the development of systolic array possible to parallel and pipeline processing. But, because of processing time's limit in a field to handle a huge data quantily such as a high definition television, many problems are happened to full search algorithm. In the paper, as a fast processing to using parallel scheme for the serial input image data, motion estimator of systolic array structure verifying that processing time is improved in contrast to the conventional full search algorithm.

키워드