대한전자공학회논문지 (Journal of the Korean Institute of Telematics and Electronics)
- 제24권5호
- /
- Pages.896-904
- /
- 1987
- /
- 1016-135X(pISSN)
Built-In Self Test 방식에 의한 순서회로의 설계
Design of Sequential Circuit Using Built-In Self Test Method
초록
In this paper, a design method for sequential circuit which is easy to have Built-in Self Test is kproposed using the functional advantages of multifunctional BILBO and LSSD. To achieve the hardware reduction, it is designed that a multifunctional BILBO has double operational functions of NLFSR and LFSR, when neccessary, and that test signal could be used as an input-output signal in the same line. By applying the proposed multifunctional BILBO to the sequential PLA, the test patterns and the additional circuit could be reduced in test operation and the propagation delay is vanished in normal operation, as we expected. Above them, the partitioned method for large scale sequential circuit is also suggested and it is observed that test patterns and additional circuit in them reduced by this method.
키워드