대한전자공학회논문지 (Journal of the Korean Institute of Telematics and Electronics)

대한전자공학회 (The Institute of Electronics and Information Engineers)
권호 표지

CMOS PLA 자동 Layout Program 개발에 관한 연구

The Research on Antomation Layout Program of CMOS PLA

  • 박노경 (고려대학교 전자,전산공학과) ;
  • 전흥우 (고려대학교 전자,전산공학과) ;
  • 문대철 (호서대학교 통신공학과) ;
  • 차균현 (고려대학교 전자,전산공학과)
  • 발행 : 1987.05.01
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

This paper deals with the CMOS PLA Generator using CHISEL language. The program which plots a CMOS PLA alphanumeric layout automatically according to desired input functions and output functions has been developed. The program consists of procedures. These procedure are drawing a stick diagram with input data, converting any design rule, plotting a physical layout at IBM PC-AT with CIF input data. Physical layout information of dynamic CMOS PLA is stored CIF form. The CMOS PLA Generator is written in CHISEL which is layout language VLSI design tools and run on a VAX11/750 running UNIX.

키워드