대한전자공학회:학술대회논문집 (Proceedings of the IEEK Conference)
- 대한전자공학회 2006년도 하계종합학술대회
- /
- Pages.651-652
- /
- 2006
4-way 구조를 갖는 128 point 파이프라인 FFT 프로세서의 설계
Design of 128 point pipelined FFT processor with 4-way structure
- Lee, Sang-Min (School of Electric and Electronic Engineering Yonsei University) ;
- Cho, Un-Sun (School of Electric and Electronic Engineering Yonsei University) ;
- Lee, Seong-Joo (School of Electric and Electronic Engineering Yonsei University) ;
- Kim, Jae-Seok (School of Electric and Electronic Engineering Yonsei University)
- 발행 : 2006.06.21
초록
In this paper, 4-way data path 128 point pipelined FFT processor with 4-way structure is proposed. The proposed FFT processor has 4-way structure in order to meet data requirement of MB-OFDM system at 132MHz operating frequency. The FFT processor is based on R4MDC and extended to suit 4-way data path. The FFT processor is designed by Verilog HDL and the gate count is about 88k.
키워드