대한전기학회:학술대회논문집 (Proceedings of the KIEE Conference)
- 대한전기학회 2003년도 학술회의 논문집 정보 및 제어부문 A
- /
- Pages.67-70
- /
- 2003
미세공정상에서 전가산기의 해석 및 비교
Analysis and Comparison on Full Adder Block in Deep-Submicron Technology
초록
In this paper the main topologies of one-bit full adders, including the most interesting of those recently proposed, are analyzed and compared for speed, power consumption, and power-delay product. The comparison has been performed on circuits, optimized transistor dimension to minimize power-delay product. The investigation has been carried out with properly defined simulation runs on a Cadence environment using a 0.25-