• Title/Summary/Keyword: two faults

Search Result 504, Processing Time 0.026 seconds

An Implementation of the Fault Simulator for Switch Level Faults (스위치 레벨 결함 모델을 사용한 결함시뮬레이터 구현)

  • Yeon, Yun-Mo;Min, Hyeong-Bok
    • The Transactions of the Korea Information Processing Society
    • /
    • v.4 no.2
    • /
    • pp.628-638
    • /
    • 1997
  • This paper describes an implementation of fault simulator that can switch level fault models such as transistor stuck-open and stuck-closed faults as well as stuck-at faults. It overcomes the limitation when only stuck-at faults are used in VLSI circuits. Signal flow of a transistor switch is bidirectional in its nature, but most of signal flows in a switch level circuits, about 95%, are in one direction. This fault simulator focuses on the way which changes a switch level circuit into a graph model with two directed edges. Two paths from Vdd to ground and from ground to directions. Logic simulation is performed along dominant signal flows. The switch level fault simulation estimates the dominant path by injecting switch-level fualts, and pattern vectors are used for faults simulation. Experimental results are shown to demonstrate correctness of the fault simulator.

  • PDF

Fault Tolerant Clock Management Scheme in Sensor Networks (센서 네트워크에서 고장 허용 시각 관리 기법)

  • Hwang So-Young;Baek Yun-Ju
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.31 no.9A
    • /
    • pp.868-877
    • /
    • 2006
  • Sensor network applications need synchronized time to the highest degree such as object tracking, consistent state updates, duplicate detection, and temporal order delivery. In addition, reliability issues and fault tolerance in sophisticated sensor networks have become a critical area of research today. In this paper, we proposed a fault tolerant clock management scheme in sensor networks considering two cases of fault model such as network faults and clock faults. The proposed scheme restricts the propagation of synchronization error when there are clock faults of nodes such as rapid fluctuation, severe changes in drift rate, and so on. In addition, it handles topology changes. Simulation results show that the proposed method has about $1.5{\sim}2.0$ times better performance than TPSN in the presence of faults.

ANN Based System for the Detection of Winding Insulation Condition and Bearing Wear in Single Phase Induction Motor

  • Ballal, M.S.;Suryawanshi, H.M.;Mishra, Mahesh K.
    • Journal of Electrical Engineering and Technology
    • /
    • v.2 no.4
    • /
    • pp.485-493
    • /
    • 2007
  • This paper deals with the problem of detection of induction motor incipient faults. Artificial Neural Network (ANN) approach is applied to detect two types of incipient faults (1). Interturn insulation and (2) Bearing wear faults in single-phase induction motor. The experimental data for five measurable parameters (motor intake current, rotor speed, winding temperature, bearing temperature and the noise) is generated in the laboratory on specially designed single-phase induction motor. Initially, the performance is tested with two inputs i.e. motor intake current and rotor speed, later the remaining three input parameters (winding temperature, bearing temperature and the noise) were added sequentially. Depending upon input parameters, the four ANN based fault detectors are developed. The training and testing results of these detectors are illustrated. It is found that the fault detection accuracy is improved with the addition of input parameters.

A Study on the Efficient Dynamic Memory Usage in the Path Delay Fault Simulation (經路遲延故障 시뮬레이션의 效率的인 動的 메모리 使用에 관한 硏究)

  • Kim, Kyu-Chull
    • The Transactions of the Korea Information Processing Society
    • /
    • v.5 no.11
    • /
    • pp.2989-2996
    • /
    • 1998
  • As the circuit density of VLSI grows and its performance improves, delay fault testing of VLSI becomes very important. Delay faults in a circuit can be categorized into two classes, gate delay faults and path delay faults. This paper proposed two methods in dynamic memory usage in the path delay fault simulation. The first method is similar to that used in concurrent fault simulation for stuck-at faults and the second method reduces dynamic memory usage by not inserting a fault descriptor into the fault list when its value is X. The second method, called Implicit-X method, showed superior performance in both dynamic memory usage and simulation time than the first method, called Concurrent-Simulation-Like method.

  • PDF

A Three-Winding Transformer Protective Relaying Algorithm Based on Flux Linkages Ratio (쇄교자속비를 이용한 3권선 변압기 보호 알고리즘)

  • Kang, Y.C.;Lee, B.E.;Jin, E.S.;Won, S.H.;Lim, U.J.
    • Proceedings of the KIEE Conference
    • /
    • 2003.11a
    • /
    • pp.341-344
    • /
    • 2003
  • This paper proposes a tree-winding transformer protective relaying algorithm based on the ratio of increment of flux linkages (RIFL). The RIFL of the two windings is equal to the turns ratio for all operating conditions except an internal faults. For a single-phase transformer and three-phase transformer containing the wye-connected windings, the increments of flux linkages are calculated. for a three-phase transformer containing the delta-connected windings, the difference of the increments of flux linkages between the two phases are calculated using the line currents, because the winding currents are practically unavailable. Their ratios are compared with the turns ratio. The results of various tests show that the algorithm successfully discriminates internal faults from normal operation conditions such as magnetic inrush, overexcitation and external faults. The algorithm can not only detect internal winding faults, but reduce the operating time of a relay.

  • PDF

A Real-Time Method for the Diagnosis of Multiple Switch Faults in NPC Inverters Based on Output Currents Analysis

  • Abadi, Mohsen Bandar;Mendes, Andre M.S.;Cruz, Sergio M.A.
    • Journal of Power Electronics
    • /
    • v.16 no.4
    • /
    • pp.1415-1425
    • /
    • 2016
  • This paper presents a new approach for fault diagnosis in three-level neutral point clamped inverters. The proposed method is based on the average values of the positive and negative parts of normalized output currents. This method is capable of detecting and locating multiple open-circuit faults in the controlled power switches of converters in half of a fundamental period of those currents. The implementation of this diagnostic approach only requires two output currents of the inverter. Therefore, no additional sensors are needed other than the ones already used by the control system of a drive based on this type of converter. Moreover, through the normalization of currents, the diagnosis is independent of the load level of the converter. The performance and effectiveness of the proposed diagnostic technique are validated by experimental results obtained under steady-state and transient conditions.

A Study of a Voltage Sag Compensation Scheme on Loads by Using Flywheel Energy Storage system (플라이휠을 이용한 부하에의 순시전압강하 보상 방안 연구)

  • Lee, Han-Sang;Jang, Gil-Soo;Han, Sang-Cheul;Sung, Tae-Hyun;Han, Young-Hee
    • Proceedings of the KIEE Conference
    • /
    • 2006.07a
    • /
    • pp.321-322
    • /
    • 2006
  • Faults on power systems are inevitable phenomena. These faults can be classified by two categories, temporary and permanent faults. Without distinction of fault types, the faults would induce several changes on power system such as transmission line trip. Especially, the most common phenomena which loads experience by the power system fault is voltage sag. Voltage sags mean that the bus voltage maintains under 0.9 p.u. of rating for several cycles, and they give serious effects to operation of load devices. To ensure proper operation of the load, the flywheel systems, one of the energy storage system, are suggested in this paper. This paper demonstrates the efficiency of flywheel energy storage system against voltage sag by PSCAD/EMTDC simulation.

  • PDF

A Dependability Modeling of Software Under Memory Faults for Digital System in Nuclear Power Plants

  • Park, Jong-Gyun;Seong, Poong-Hyun
    • Nuclear Engineering and Technology
    • /
    • v.29 no.6
    • /
    • pp.433-443
    • /
    • 1997
  • In this work, an analytic approach to the dependability of software in the operational phase is suggested with special attention to the hardware fault effects on the software behavior : The hardware faults considered are memory faults and the dependability measure in question is the reliability. The model is based on the simple reliability theory and the graph theory which represents the software with graph composed of nodes and arcs. Through proper transformation, the graph can be reduced to a simple two-node graph and the software reliability is derived from this graph. Using this model, we predict the reliability of an application software in the digital system (ILS) in the nuclear power plant and show the sensitivity of the software reliability to the major physical parameters which affect the software failure in the normal operation phase. We also found that the effects of the hardware faults on the software failure should be considered for predicting the software dependability accurately in operation phase, especially for the software which is executed frequently. This modeling method is particularly attractive for the medium size programs such as the microprocessor-based nuclear safety logic program.

  • PDF

Processing and Characterization of a Direct Bonded SOI using SiO$_2$ Thin Film (SiO$_2$ 박막을 이용한 SOI 직접접합공정 및 특성)

  • 신동운;최두진;김긍호
    • Journal of the Korean Ceramic Society
    • /
    • v.35 no.6
    • /
    • pp.535-542
    • /
    • 1998
  • SOI(silicon oninsulator) was fabricated through the direct bonding of a hydrophilized single crystal Si wafer and a thermally oxidized SiO2 thin film to investigate the stacking faults in silicon at the Si/SiO2 in-terface. At first the oxidation kinetics of SiO2 thin film and the stacking fault distribution at the oxidation interface were investigated. The stacking faults could be divided into two groups by their size and the small-er ones were incorporated into the larger ones as the oxidation time and temperature increased. The den-sity of the smaller ones based critically lower eventually. The SOI wafers directly bonded at the room temperature were annealed at 120$0^{\circ}C$ for 1 hour. The stacking faults at the bonding and oxidation interface were examined and there were anomalies in the distributions of the stacking faults of the bonded region to arrange in ordered ring-like fashion.

  • PDF

Detection of MIsfired Engine Cylinder by Using Directional Power Spectra of Vibration Signals (진동 신호의 방향 파워 스펙트럼을 이용한 엔진의 실화 실린더 탐지)

  • 한윤식;한우섭;이종원
    • Transactions of the Korean Society of Automotive Engineers
    • /
    • v.1 no.2
    • /
    • pp.49-59
    • /
    • 1993
  • A new signal processing technique is applied to four-cylinder spark and compression ignition engines for the diagnosis of power faults inside the cylinders. This technique utilizes two-sided directional power spectra(예S) of complex vibration signals measured from engine blocks as the patterns for engine cylinder power faults. The dPSs feature that they give not only the frequency contents but also the directivity of the engine block motion. For the automatic detection/diagnosis of cylinder power faults, pattern recognition method using multi-layer neural networks is employed. Experimental results show that the sucess rate for diagnosis of cylinder power faults using dPSs is higher than that using the conventional one-sided power spectra. The proposed technique is also tested to check the robustness to the sensor position and the engine rotational speed.

  • PDF