• 제목/요약/키워드: space vector PWM inverters

검색결과 48건 처리시간 0.029초

PWM 인버터의 전압 이용률 개선 (Improvement of Voltage Utilization in PWM Inverters)

  • 이지명;이동춘
    • 대한전기학회:학술대회논문집
    • /
    • 대한전기학회 1997년도 추계학술대회 논문집 학회본부
    • /
    • pp.518-520
    • /
    • 1997
  • In a space vector PWM inverter, the dc input voltage is utilized to the maximum by an overmodulation technique, which is derived from Fourier series expansion of the reference phase voltage. Data angles such reference angle and holding angle are piecewise-linearized for on-line control. Harmonic components and THD of the output voltage are also analyzed. For disturbance of the dc input voltage, a smooth transition is obtained from a linear range to the six-step mode by the control angle change.

  • PDF

계통 연계형 3-레벨 인버터 시스템을 위한 LCL-필터 설계 방법 (Design of an LCL-Filter for Grid-Connected Three-Level Inverter System)

  • 박준영;김석민;서승규;박성수;이교범
    • 전기전자학회논문지
    • /
    • 제21권2호
    • /
    • pp.105-114
    • /
    • 2017
  • 본 논문은 계통 연계형 3-레벨 인버터 시스템을 위한 LCL-필터 설계 방법을 제안한다. 최근 풍력 및 태양광과 같은 신재생에너지 발전 시스템을 위한 3상 PWM 인버터의 수요가 증가하고 있다. 이러한 PWM 인버터는 스위칭 동작에 의해 발생하는 고조파 성분을 제거하기 위하여 LCL-필터를 거쳐 계통과 연결된다. 필터 설계에 관한 다양한 연구가 진행되었지만 최소의 사이즈로 목표하는 고조파 제거 성능을 얻기 위해서는 해당 PWM 인버터의 스위칭 방법을 고려한 필터 설계 방법이 요구된다. 본 논문은 공간 전압벡터 변조기법(SVPWM)에 최적화된 LCL-필터 설계방법을 제시한다. 시뮬레이션과 실험 결과를 통해 제안하는 방법으로 설계된 LCL-필터의 성능을 검증한다.

A Method to Compensate the Distorted Space Vectors in the Unbalanced Neutral Point Voltage of 3-level NPC PWM Inverters

  • Hyun, Seung-Wook;Hong, Seok-Jin;Lee, Jung-Hyo;Lee, Chun-Bok;Won, Chung-Yuen
    • Journal of Power Electronics
    • /
    • 제16권2호
    • /
    • pp.455-463
    • /
    • 2016
  • This paper proposes a compensation method to improve the distorted space vectors when a 3-level Neutral Point Clamped (NPC) inverter has an unbalanced neutral point voltage. Since both the neutral point voltage of the DC link and the space vector of a 3-level NPC inverter are closely related depending on the output load connecting state, a distorted space vector can occur when the neutral point voltage of a 3-level NPC inverter is unbalanced. The proposed method can improve the distorted space vectors by adjusting the injection time of the small and medium vectors and by modulating the amplitude of the carrier waveforms. In this paper, the proposed method is verified by both simulation and experimental results based on a 3-level NPC inverter.

Design of an Adaptive Backstepping Controller for Doubly-Fed Induction Machine Drives

  • Dehkordi, Behzad Mirzaeian;Payam, Amir Farrokh;Hashemnia, Mohammad Naser;Sul, Seung-Ki
    • Journal of Power Electronics
    • /
    • 제9권3호
    • /
    • pp.343-353
    • /
    • 2009
  • In this paper, a nonlinear controller is proposed for Doubly-Fed Induction Machine (DFIM) drives. The nonlinear controller is designed based on an adaptive backstepping control technique, using a fifth order model of an induction machine in the synchronous d & q axis rotating reference frame, whose d axis coincides with the space voltage vector of the main AC supply, and using the rotor current and stator flux components as state variables. The nonlinear controller can perfectly track the torque reference signal measured in the stator terminals under the condition of unity power factor regulation, in spite of the stator and rotor resistance variations. In order to make the drive system capable of operating in the motoring and generating modes below and above the synchronous speed, two level Space-Vector PWM (SV-PWM) back-to-back voltage source inverters are employed in the rotor circuit. It is confirmed through computer simulation results that the proposed control approach is effective and valid.

Pulse-Width Modulation Strategy for Common Mode Voltage Elimination with Reduced Common Mode Voltage Spikes in Multilevel Inverters with Extension to Over-Modulation Mode

  • Pham, Khoa-Dang;Nguyen, Nho-Van
    • Journal of Power Electronics
    • /
    • 제19권3호
    • /
    • pp.727-743
    • /
    • 2019
  • This paper presents a pulse-width modulation strategy to eliminate the common mode voltage (CMV) with reduced CMV spikes in multilevel inverters since a high CMV magnitude and its fast variations dv/dt result in bearing failure of motors, overvoltage at motor terminals, and electromagnetic interference (EMI). The proposed method only utilizes the zero CMV states in a space vector diagram and it is implemented by a carrier-based pulse-width modulation (CBPWM) method. This method is generalized for odd number levels of inverters including neutral-point-clamped (NPC) and cascaded H-bridge inverters. Then it is extended to the over-modulation mode. The over-modulation mode is implemented by using the two-limit trajectory principle to maintain linear control and to avoid look-up tables. Even though the CMV is eliminated, CMV spikes that can cause EMI and bearing current problems still exist due to the deadtime effect. As a result, the deadtime effect is analyzed. By taking the deadtime effect into consideration, the proposed method is capable of reducing CMV spikes. Simulation and experimental results verify the effectiveness of the proposed strategy.

새로운 데드타임 및 전압강하의 보상을 이용한 SVPWM 인버터의 성능개선 (Improved Performance of SVPWM Inverter Based on Novel Dead Time and Voltage Drop Compensation)

  • 이동희;권영안
    • 대한전기학회논문지:전기기기및에너지변환시스템부문B
    • /
    • 제49권9호
    • /
    • pp.618-625
    • /
    • 2000
  • Recently PWM inverters are widely utilized for many industrial applications e.g. high performance motor drive and PWM techniques are newly developed for an accurate output voltage. Among them space voltage vector PWM(SVPWM) inverter has high voltage ratio and low harmonics compared to the conventional sinusoidal PWM inverter. However output voltage of PWM inverter is distorted and has error duet o the conducting voltage drop of switching devices and the dead time that is inevitable to prevent the shoot-through phenomenon. This paper investigates 3-phase SVPWM inverter which has a new compensation method against dead time and voltage drop. Proposed algorithm calculates gate pulse periods which directly compensates the dead time and nonlinear voltage drop without modification of reference voltages. Direct compensation of gate pulse periods produces exact output voltage and does not need additional circuits. The propose algorithm is verified through the simulation and experiments.

  • PDF

An Improved Carrier-based SVPWM Method By the Redistribution of Carrier-wave Using Leg Voltage Redundancies in Generalized Cascaded Multilevel Inverter

  • Kang, Dae-Wook;Lee, Yo-Han;Suh, Bum-Seok;Park, Chang-Ho;Hyun, Dong-Seok
    • Journal of Power Electronics
    • /
    • 제1권1호
    • /
    • pp.36-47
    • /
    • 2001
  • The carrier-based space vector pulse width modulation(SVPWM), which is considered as highly simple and efficient PWM technology, can be also used in multilevel inverters. The method was originally designed for the two-level inverter and developed to the diode clamped multilevel inverter structure. however it may be noted that it also cause bad switch utilization in cascaded multilevel inverter. This paper introduces an improved carrier-based SVPWM scheme, which is fully suitable for cascaded multilevel inverter topologies because it can achieve the optimized switch utilization through the redistribution of the triangular carrier waves considering leg voltage redundancies while having the advantages of the conventional carrier-based SVPWM. Using simulation and experimental results, the superior performance of new PWM method is shown.

  • PDF

펄스 누락 영역에서 3레벨 GTO 인버터의 향상된 공간 벡터 변조 방식 (An Improved Space Vector Modulation Scheme for Three Level GTO Inverters in Pulse Dropping Region)

  • 강구배;성정현;남광희
    • 대한전기학회:학술대회논문집
    • /
    • 대한전기학회 1997년도 하계학술대회 논문집 F
    • /
    • pp.2043-2046
    • /
    • 1997
  • GTO 소자의 최소 턴온 시간(minimum turn-on time, Tmin)때문에 발생된 지령전압 오차를 보상하는 기법을 제안한다. 공간백터전압$(V_1)$의 턴온시간이 Tmin보다 작을 경우에는 전압오차를 PI 제어기로 보상한다. 또한, 지령전압벡터의 크기가 특정한 값(Vmin)보다 작은 경우, 영벡터(zero vector)가 PWM 추기에서 중간에 매치가 되도록 스위칭 순서를 바꿔준다. 시뮬레이션을 통해 이러한 지령전압 오차의 보상으로 펄스 누락(pulse dropping) 영역에서 출력전압의 대칭성이 향상되고 고조파 함유량이 감소한다는 사실을 보인다.

  • PDF

폴전압을 이용한 SVPWM 인버터의 과변조 기법 (An Overmodulation Strategy for SVPWM Inverter Using Pole Voltage)

  • 김상훈;최윤영
    • 산업기술연구
    • /
    • 제21권A호
    • /
    • pp.51-57
    • /
    • 2001
  • In this paper, a novel overmodulation strategy for space-rector PWM(SYPWM) inverters to utilize dc link voltage fully is presented. The proposed strategy uses the concept of SVPWM based on the zero sequence signal(offset voltage) injection principle. So, by modifying the pole voltage simply, the linear control of inverter output voltage over the whole overmodulation range can be achieved easily. The proposed strategy is so simple that its practical implementation is easy. The validity of the proposed strategy is confirmed by the experimental results.

  • PDF

3상 유도전동기 구동장치의 동상모드 전류 능동 제거법 (An Active Cancellation Method for the Common Mode Current of the Three-Phase Induction Motor Drives)

  • Uzzaman, Tawfique;Kim, Unghoe;Choi, Woojin
    • 전력전자학회:학술대회논문집
    • /
    • 전력전자학회 2019년도 추계학술대회
    • /
    • pp.96-97
    • /
    • 2019
  • Pulse Width Modulation (PWM) is a widely adopted technique to drive the motor using the voltage source inverters. Since they generate high frequency Common Mode (CM) Voltage, a high shaft voltage in induction motor is induced which leads to parasitic capacitive currents causing adverse effects such as premature deterioration of ball bearings and high levels of electromagnetic emissions. This paper presents an Active Cancellation Circuit (ACC) which can significantly reduce the CM voltage hence the common mode current in the three phase induction motor drives. In the proposed method the CM voltage is detected by the capacitors and applied to the frame of the motor to cancel the CM voltage hence the CM current. Unlike the conventional methods the proposed method does not insert the transformer in between the inverter and motor, a high power rating three phase transformer is not required and no losses associated with it. In addition the proposed method is applicable to any kind of PWM motor drives regardless of their PWM methods. The effectiveness of the proposed method is proved by the experiments with a three phase induction motor (1.1kW 415V/60Hz) combined with a three phase voltage source inverter modulated by the Space Vector Modulation (SVM).

  • PDF