• Title/Summary/Keyword: single transistor-level topology

Search Result 2, Processing Time 0.02 seconds

A Single Transistor-Level Direct-Conversion Mixer for Low-Voltage Low-Power Multi-band Radios

  • Choi, Byoung-Gun;Hyun, Seok-Bong;Tak, Geum-Young;Lee, Hee-Tae;Park, Seong-Su;Park, Chul-Soon
    • ETRI Journal
    • /
    • v.27 no.5
    • /
    • pp.579-584
    • /
    • 2005
  • A CMOS direct-conversion mixer with a single transistor-level topology is proposed in this paper. Since the single transistor-level topology needs smaller supply voltage than the conventional Gilbert-cell topology, the proposed mixer structure is suitable for a low power and highly integrated RF system-on-a-chip (SoC). The proposed direct-conversion mixer is designed for the multi-band ultra-wideband (UWB) system covering from 3 to 7 GHz. The conversion gain and input P1dB of the mixer are about 3 dB and -10 dBm, respectively, with multi-band RF signals. The mixer consumes 4.3 mA under a 1.8 V supply voltage.

  • PDF

A Single-Phase Cell-Based Asymmetrical Cascaded Multilevel Inverter

  • Singh, Varsha;Pattnaik, Swapnajit;Gupta, Shubhrata;Santosh, Bokam
    • Journal of Power Electronics
    • /
    • v.16 no.2
    • /
    • pp.532-541
    • /
    • 2016
  • A single-phase asymmetrical cascaded multilevel inverter is introduced with the goal of increasing power quality with the reduction of power in insulated-gate bipolar transistor (IGBT) switches. In the present work, the proposed inverter topology is analyzed and generalized with respect to different proposed algorithms for choosing different voltage source values. To prove the advantages of the proposed inverter, a case study involving a 17-level inverter is conducted. The simulation and experimental results with reduced THD are also presented and compared with the MATLAB/SIMULINK simulation results. Finally, the proposed topology is compared with different multilevel inverter topologies available in the literature in terms of the number of IGBT switches required with respect to the number of levels generated in the output of inverter topologies.