• 산업기술연구
• /
• 제23권A호
• /
• pp.35-39
• /
• 2003

There are many kinds of electronic ballast for various kinks of fluorescent lamps. The PFC(Power Factor Correction) circuit in electronic ballast is classified in two types. One is the active PFC and the other is the passive PFC circuit. The active type PFC is higher than the passive type, but the cost of the passive type is cheaper than the active type. In this study, we introduced the modified passive PFC method which is called semi-boost PFC, and then we analyzed and experimented the electronic ballast which is composed of the semi-boost PFC, half-bridge, and LCC resonant tank. Experimental results showed that the $$PF{\geq_-}0.98$$, $$CF{\leq_-}1.4$$ and input current $THD{\approx}15%$.

• 전력전자학회:학술대회논문집
• /
• 전력전자학회 2012년도 추계학술대회 논문집
• /
• pp.151-152
• /
• 2012

본 논문은 전기자동차의 탑재형 충전기 (OBC, On-Board Charger)에 적용 가능한 고효율 역률개선회로 (PFC, Power Factor Correction Circuit)들의 손실을 분석한다. 평균전류모드제어를 이용하여 conventional boost PFC, interleaved boost PFC, semi-bridgeless PFC, totem pole PFC, seudo totem pole PFC, back-to-back bridgeless PFC, interleaved bridgeless PFC 등 7개의 토폴로지를 3.3kW OBC 기반으로 설계하고, 각 토폴로지의 손실을 수식과 PSIM의 thermal module을 이용하여 분석한다. 분석한 결과를 토대로 제시한 토폴로지들의 효율 및 성능을 비교한다.

• 전력전자학회:학술대회논문집
• /
• 전력전자학회 1999년도 전력전자학술대회 논문집
• /
• pp.319-322
• /
• 1999

This paper presents a novel single-stage Power Factor Corrected(PFC) AC/DC forward converter with semi-automatic current shaping in order to achieve the unity power factor and an isolated output. Since the proposed circuit is combined a boost converter used for PFCs with a forward converter used for DC to DC conversion, the over-all size of system could be reduced. And thanks to the zero voltage switching(ZVS) in both switches, the voltage stress can be reduced considerably. A simple auxiliary circuit adopted into the secondary of transformer is composed of lossless components for reducing surge voltage. A prototype which has tow IGBT(Insulated Gate Bypolar Transistor) modules as switching device is manufactured to evaluate the proposed topology. The characteristics of the proposed circuit are tested, and the validity is verified by experimental results.