• Journal of the Korean Institute of Electrical and Electronic Material Engineers
• /
• v.13 no.4
• /
• pp.337-342
• /
• 2000

We fabricated resistive superconducting fault current limiters based on YB $a_{2}$/C $u_{3}$/ $O_{7}$ thin films and investigated their quench propagation characteristics. The YB $a_{2}$/C $u_{3}$/ $O_{7}$ films was coated with a gold layer and patterned into 1 mm wide meander lines by photolithography. The quench was concluded to start locally and propagates until completed. The quench propagation characteristics were explained based on the heat transfer within the film as well as between the film and the surrounding liquid nitrogen. The quench completion time depended strongly on potential fault current amplitude and not significantly on fault angle which indicates that the quench propagation speed is affected more by heat dissipation rate than by fault current increase rate. The quench completion time was 1 msec at the fault current of 65 $A_{peak/{\ak}}$.

• Advances in Computational Design
• /
• v.1 no.2
• /
• pp.155-173
• /
• 2016

This paper presents a method of design for the energy harvesting of a piezoelectric cantilever beam. Vibration modes have strain nodes where the strain distribution changes in the direction of the beam length. Covering the strain nodes of the vibration modes with continuous electrodes effects a cancellation of the voltages outputs. The use of segmented electrodes avoids cancellations of the voltage for multi-mode vibration. The resistive load affects the voltage and generated power. The optimum resistive load is considered for segmented and continuous electrodes, and then the power output is verified. One of the effective parameters on energy harvesting performance is the existence of concentrated mass. This topic is studied in this paper. Resonance and off-resonance cases are considered for the harvester. In this paper, both theoretical and experimental methods are used for satisfactory results.

• Proceedings of the KSR Conference
• /
• 2009.05a
• /
• pp.1970-1976
• /
• 2009

This paper describes a series arc detection algorithm in a low-voltage wiring system. We designed and fabricated an arc detection circuit which consists of a high-pass filter with the low cut-off frequency of 170 kHz to attenuate power frequency. The series arcing phenomena was simulated by an arc generator specified in UL1699. In the experiment, various loads such as resistive loads, resistive loads controlled by a dimmer, and vacuum cleaners were used. Whether the signal is arc or noise is discriminated by pulse counts and periodicity of the detected signal.

• Proceedings of the Korean Vacuum Society Conference
• /
• 2011.08a
• /
• pp.379-379
• /
• 2011

차세대 저항메모리(resistive switching random access memory; ReRAM)의 개발을 위해 다양한 산화 물질들의 저항 변화 특성이 연구되고 있다. 본 연구에서는 저항 변화 물질로 잘 알려진 ZnO 박막을 이용하여 저항 변화 특성을 평가하였다. ZnO 박막은 Pt/Ti/$SiO_2$/Si 기판 위에 스퍼터링 시스템을 이용하여 약 50 nm 두께로 증착되었다. 증착된 박막 위에 전극을 evaporator를 이용하여 패턴닝함으로써 전극-반도체-전극 구조의 소자를 만들고 이의 전기적 특성을 평가하였다. Compliance current를 설정하여 저항 변화 특성을 측정한 결과 가해진 전압의 극성에 관계 없이 저항이 변화하는, dielectric breakdown에 의해 박막내 전도성 필라멘트라 불리는 전도성 길이 생성되었다가 joule-heating에 의해 필라멘트가 파열되는, 전형적인 unipolar 저항 변화특성이 나타났다. 다기능성 소자 개발을 위해 위 소자 구조를 투명한 고분자 기판위에 형성하고 표면에 초발수성 ZnO 나노막대 구조를 합성하였다. 그 결과 투명하면서 유연하고, 수분에도 안정적인 다기능성 저항 변화 소자 특성을 평가할 수 있었다. 본 결과를 바탕으로 필라멘트 이론에 기초한 저항 변화 메커니즘을 설명하는 모델이 제시되었다.

• Journal of the Korean Institute of Telematics and Electronics B
• /
• v.33B no.7
• /
• pp.70-79
• /
• 1996

To increase the functionality of the memories, previous studies have deifned faults models and proposed functional testing algorithms with low complexity. Although conventional testing depended strongly on functional (voltage) testing method, it couldn't detect short and open defects caused by gate oxide short and spot defect which can afect memory reliability. Therefore, IDDQ (quiescent power supply current) testing is required to detect defects and thus can obtain high reliability. In this paper, we consider resistive shorts on gate-source, gate-drain, and drain-source as well as opens in mOS FET and observe behavior of the memory by analyzing voltage at storge nodes of the memory and IDDQ resulting from PSPICE simulation. Finally, using this behavioral analysis, we propose a linear testing algorithm of complexity O(N) which can be applicable to both functional testing and IDDQ testing simultaneously to obtain high functionality and reliability.

• JSTS:Journal of Semiconductor Technology and Science
• /
• v.2 no.1
• /
• pp.7-18
• /
• 2002

Single-ended differential RF circuit topologies fully utilizing complementary characteristics of both NMOS and PMOS are proposed, which have inherent advantage of both single-ended and differential circuits. Using this concept, we propose a CCPP (Complementary CMOS parallel push-pull) amplifier which has single-ended input/output with differential amplifying characteristics, leading to more than 30 dB improvement on $IIP_2$. In addition, complementary resistive mixer is also proposed, which provides not only differential IF outputs from single-ended RF input, but much better linearity as well as isolation characteristics. Experimental results using $0.35{\;}\mu\textrm{m}$ CMOS process show that, compared with conventional NMOS resistive mixer, the proposed mixer shows 15 dB better LO-to-IF isolation, 4.6 dB better $IIP_2$, and 4.5 dB better $IIP_3$performances.

• Journal of the Korean Institute of Telematics and Electronics A
• /
• v.30A no.4
• /
• pp.20-27
• /
• 1993

The E-polarized scattering problem by a resistive strip grating is analyzed by the method of moments in the spectral domain. For an E-polarized scattering, the induced current density is expected to blow up at both edges. Then the induced surface current density on the strip is expanded in a series of the multiplication of Ultraspherical polynomials with zeroth order and functions with appropriate edge condition. The expansion coefficients are calculated numerically in the spectral domain. When the resistivity of the strip becomes 0, the numerical results agree with those of a perfectly conducting strip srating. And the convergence of the moment-method solutions is very much improved using the basis functions proposed in this paper, compared with that of the existing exponential functions.

• Proceedings of the KIEE Conference
• /
• 2003.07a
• /
• pp.412-414
• /
• 2003

Since the discovery of the high-temperature superconductors, many researches have been performed for the practical applications of superconductivity technologies in various fields. As results, significant progress has been achieved. Especially, Superconducting Fault Current Limiter (SFCL) offers an attractive means to limit fault current in power systems. In order to verify the effectiveness of the SFCL, in this paper, the analysis of fault current and voltage stability assessment in a distribution system are studied using the EMTDC based simulation method in which a novel component for a resistive type of SFCL is presented. Through the simulation, the most suitable SFCL's application point is selected and the assessment method for the parameters of the SFCL is also recommended.

• KIEE International Transactions on Power Engineering
• /
• v.4A no.2
• /
• pp.69-72
• /
• 2004

Nowadays, one of the serious problems in the KEPCO system is a much higher fault current than the SCC (Short Circuit Capacity) of the circuit breaker. Since superconductivity technology has become more developed, the HTS-FCL (High Temperature Superconductor-Fault Current Limiter) may become an attractive alternative to solving the fault current problem. In order to achieve the best performance, the parameters of HTS-FCL should be designed optimally. Under this setting, this paper presents the optimal design method of parameters for resistive type HTS-FCL using the Monte Carlo technique.

• Proceedings of the KIEE Conference
• /
• 2000.07b
• /
• pp.925-927
• /
• 2000

We fabricated a resistive superconducting fault current limiter of meander type based on a YBCO film. In order to disperse the heat generated at hot spots in the YBCO film the film was coated with a gold shunt layer. When diodes were inserted in the parallel circuit to restrict the temperature increase in the SFCL element by reducing power supply cycles, the voltage could be increased to $\sqrt{2}$ times with the same quench resistance at a half and full cycles.