• Title/Summary/Keyword: packaging substrate

Search Result 438, Processing Time 0.024 seconds

Thin Film Transistor Characteristics with ZnO Channel Grown by RF Magnetron Sputtering (RF Magnetron Sputtering으로 증착된 ZnO의 증착 특성과 이를 이용한 Thin Film Transistor특성)

  • Kim, Young-Woong;Choi, Duck-Kyun
    • Journal of the Microelectronics and Packaging Society
    • /
    • v.14 no.3
    • /
    • pp.15-20
    • /
    • 2007
  • Low temperature processed ZnO-TFTs on glass below $270^{\circ}C$ for plastic substrate applications were fabricated and their electrical properties were investigated. Films in ZnO-TFTs with bottom gate configuration were made by RF magnetron sputtering system except for $SiO_2$ gate oxide deposited by ICP-CVD. ZnO channel films were grown on glass with various Ar and $O_2$ flow ratios. All of the fabricated ZnO-TFTs showed perfectly the enhancement mode operation, a high optical transmittance of above 80% in visible ranges of the spectrum. In the ZnO-TFTs with pure Ar process, the field effect mobility, threshold voltage, and on/off ratio were measured to be $1.2\;cm^2/Vs$, 8.5 V, and $5{\times}10^5$, respectively. These characteristic values are much higher than those of the ZnO-TFTs of which ZnO channel layers were processed with additional $O_2$ gas. In addition, ZnO-TFT with pure Af process showed smaller swing voltage of 1.86v/decade compared to those with $Ar+O_2$ process.

  • PDF

The Design of Oxide Module for High Temperature Thermoelectric Power Generation (고온 발전용 산화물 열전모듈의 설계)

  • Park, Jong-Won;Yoon, Sun-Ho;Cha, Jeong-Eui;Choi, Seung-Chul
    • Journal of the Microelectronics and Packaging Society
    • /
    • v.15 no.4
    • /
    • pp.93-100
    • /
    • 2008
  • The one and two pair of oxide modules for high temperature thermoelectric power generation were fabricated with $Ca_{2.7}Bi_{0.3}Co_4O_9$(p-type) and $Ca_{0.96}Bi_{0.04}Mn_{0.96}Nb_{0.04}O_3$(n-type) on $Al_2O_3$ substrate. For the optimizing of the design process, contact resistance was derived from the results of the one pair modules, and then the resistance of two pair modules were calculated to use the derived data. Those values were compared with the measured values for the optimizing of this design process. The resistance of calculated and measured two pairs modules was 0.956 $\Omega$ and 1.110 Q $\Omega$ $T_h$=833 K, respectively, the difference of resistance was about 0.15 $\Omega$. From the result, proposed design process is effective for high temperature thermoelectric oxide modules fabrication.

  • PDF

Adhesive bonding using thick polymer film of SU-8 photoresist for wafer level package

  • Na, Kyoung-Hwan;Kim, Ill-Hwan;Lee, Eun-Sung;Kim, Hyeon-Cheol;Chun, Kuk-Jin
    • Journal of Sensor Science and Technology
    • /
    • v.16 no.5
    • /
    • pp.325-330
    • /
    • 2007
  • For the application to optic devices, wafer level package including spacer with particular thickness according to optical design could be required. In these cases, the uniformity of spacer thickness is important for bonding strength and optical performance. Packaging process has to be performed at low temperature in order to prevent damage to devices fabricated before packaging. And if photosensitive material is used as spacer layer, size and shape of pattern and thickness of spacer can be easily controlled. This paper presents polymer bonding using thick, uniform and patterned spacing layer of SU-8 2100 photoresist for wafer level package. SU-8, negative photoresist, can be coated uniformly by spin coater and it is cured at $95^{\circ}C$ and bonded well near the temperature. It can be bonded to silicon well, patterned with high aspect ratio and easy to form thick layer due to its high viscosity. It is also mechanically strong, chemically resistive and thermally stable. But adhesion of SU-8 to glass is poor, and in the case of forming thick layer, SU-8 layer leans from the perpendicular due to imbalance to gravity. To solve leaning problem, the wafer rotating system was introduced. Imbalance to gravity of thick layer was cancelled out through rotating wafer during curing time. And depositing additional layer of gold onto glass could improve adhesion strength of SU-8 to glass. Conclusively, we established the coating condition for forming patterned SU-8 layer with $400{\mu}m$ of thickness and 3.25 % of uniformity through single coating. Also we improved tensile strength from hundreds kPa to maximum 9.43 MPa through depositing gold layer onto glass substrate.

Fabrication and Characterization of Yellow OLED using GDI602:Rubrene(10%) Material (GDI 602/Rubrene을 이용한 황색 OLED의 제작과 특성 분석)

  • Jang, Ji-Geun;Kim, Hee-Won
    • Journal of the Microelectronics and Packaging Society
    • /
    • v.13 no.4
    • /
    • pp.71-75
    • /
    • 2006
  • The yellow emitting OLED using GDI602:Rubrene(10%) material has been fabricated and characterized. In the device fabrication, 2-TNATA [4,4',4'-tris(2-naphthylphenyl-phenylamino)-triphenyl-amine] as a hole injection material and NPB[N,N'-bis(1-naphthyl)-N,N'-diphenyl-1,1'-biphenyl -4,4'-diamine] as a hole transport material were deposited on the ITO(indium thin oxide)/glass substrate by vacuum evaporation. And then, yellow emission material was deposited using GDI602 as a host material and Rubrene(10%) as a dopant. Finally, small molecular OLED with the structure of $ITO/2-TNATA/NPB/GDI602:Rubrene(10%)/Alq_{3}/LiF/Al$ was obtained by in-situ successive deposition of $Alq_{3}$, LiF and Al as the electron transport material, electron injection material and cathode. The yellow OLED fabricated in our experiments showed the color coordinate of CIE(0.50, 0.49), the luminance of $2300\;Cd/m^{2}$ and the power efficiency of 0.7 lm/W at 10 V with the peak emission wavelength of 562 nm.

  • PDF

Interfacial Reaction of Ag Bump/Cu Land Interface for B2it Flash Memory Card Substrate (B2it 플래시 메모리 카드용 기판의 Ag 범프/Cu 랜드 접합 계면반응)

  • Hong, Won-Sik;Cha, Sang-Suk
    • Journal of the Microelectronics and Packaging Society
    • /
    • v.19 no.1
    • /
    • pp.67-73
    • /
    • 2012
  • After flash memory card(FMC) was manufactured by $B^2it$ process, interfacial reaction of silver bump with thermal stress was studied. To investigate bonding reliability of Ag bump, thermal shock and thermal stress tests were conducted and then examined on the crack between Cu land and Ag bump interface. Diffusion reaction of Ag bump/Cu land interface was analyzed using SEM, EDS and FIB. The Ag-Cu alloy layer due to the interfacial reaction was formed at the Ag/Cu interface. As the diffusivity of Ag ${\rightarrow}$ Cu is faster than Cu ${\rightarrow}$ Ag, a lot of (Cu, Ag) alloy layers were observed at the Cu layer than Ag. These alloy layers contributed to increase the Cu-Ag bonding strength and its reliability.

Fabrication Process and Sensing Characteristics of the In-plane Thermoelectric Sensor Consisting of the Evaporated p-type Sb-Te and n-type Bi-Te Thin Films (n형 Bi-Te와 p형 Sb-Te 증착박막으로 구성된 in-plane 열전센서의 형성공정 및 감지특성)

  • Bae, Jae-Man;Kim, Min-Young;Oh, Tae-Sung
    • Journal of the Microelectronics and Packaging Society
    • /
    • v.19 no.1
    • /
    • pp.33-38
    • /
    • 2012
  • An in-plane thermoelectric sensor was processed on a glass substrate by evaporation of the n-type Bi-Te and p-type Sb-Te thin films, and its sensing characteristics were evaluated. The n-type Bi-Te thins film used to fabricate the inplane sensor exhibited a Seebeck coefficient of -165 ${\mu}V$/K and a power factor of $80{\times}10^{-4}W/K^2-m$. The p-type Sb-Te thin film used to fabricate the in-plane sensor exhibited a Seebeck coefficient of 142 ${\mu}V$/K and a power factor of $51.7{\times}10^{-4}W/K^2-m$. The in-plane thermoelectric sensor consisting of 15 pairs of the n-type Bi-Te and the p-type Sb-Te evaporated thin films exhibited a sensitivity of 2.8 mV/K.

Fabrication and Gas Sensing Properties of WO$_3$Thick Film Gas Sensor Dependent on Heat-Treatment Condition (소성 조건에 따른 WO$_3$계 후막센서소자의 제조 및 응답특성)

  • 정용근;엄우식;이희수;최성철
    • Journal of the Microelectronics and Packaging Society
    • /
    • v.6 no.2
    • /
    • pp.63-68
    • /
    • 1999
  • We have fabricated $WO_3$ thick film gas sensor under various firing conditions in order to study gas sensing properties in terms of the variation of microstructure and non-stoichiometric structure of gas sensing layer. $WO_3$ paste mixed homogeneously with organic vehicle was coated by screen printing method on alumina substrate composed of Au electrode and $RuO_2$heater on each side. To change filing condition, sensing materials were fared at 600-$800^{\circ}C$ for 1 hour and refired at $700^{\circ}C$ for 1 hour in the mixtures of $_Ar/O2$gas. In the result of heat-treatment, $WO_3$ gas sensor fared at $700^{\circ}C$ showed best gas sensing properties of 210 gas sensitivity and 2 second response time and the best firing environment was 40-50% of $Ar/O_2$gas.

  • PDF

Dependence of $O_2$ Plasma Treatment of Cross-Linked PVP Insulator on the Electrical Properties of Organic-Inorganic Thin Film Transistors with ZnO Channel Layer

  • Gong, Su-Cheol;Shin, Ik-Sup;Bang, Suk-Hwan;Kim, Hyun-Chul;Ryu, Sang-Ouk;Jeon, Hyeong-Tag;Park, Hyung-Ho;Yu, Chong-Hee;Chang, Ho-Jung
    • Journal of the Microelectronics and Packaging Society
    • /
    • v.16 no.2
    • /
    • pp.21-25
    • /
    • 2009
  • The organic-inorganic thin film transistors (OITFTs) with ZnO channel layer and the cross-linked PVP (Poly-4-vinylphenol) gate insulator were fabricated on the patterned ITO gate/glass substrate. ZnO channel layer was deposited by using atomic layer deposition (ALD). In order to improve the electrical properties, $O_2$ plasma treatment onto PVP film was introduced and investigated the effect of the plasma treatments on the electrical properties of the OITFTs. The field effect mobility and sub-threshold slope (SS) values of the OITFT decreased slightly from 0.24 to 0.16 $cm^2/V{\cdot}s$ and from 9.7 to 9.2 V/dec, respectively with increasing RF power from 30 to 50 Watt. The $I_{on/off}$ ratio was about $10^3$ for all samples with $O_2$ plasma treatment.

  • PDF

Electrical Properties of RFID Tag Antenna Fabricated by Si CMOS Process (Si CMOS 공정을 적용한 RFID 태그 안테나 제작 및 전기적 특성)

  • Lee, Seok-Jin;Park, Seung-Beom;Jung, Tae-Hwan;Lim, Dong-Gun;Park, Jae-Hwan;Kim, Yong-Ho;Mun, Nam-Su
    • Journal of the Microelectronics and Packaging Society
    • /
    • v.16 no.1
    • /
    • pp.21-25
    • /
    • 2009
  • By using Si CMOS process, small RFID tag antenna were fabricated on Si substrate and their electrical properties were evaluated. Firstly, tag antenna pattern and the electromagnetic properties were simulated with HFSS. The frequency was 13.56 MHz, the line-width and line-gap were modeled in the range of $50{\sim}200{\mu}m$. S parameters, SRF, and Q value were calculated from geometry. When the line-width and line-gap were $100{\mu}m$ and $100 {\mu}m$, respectively and the loop-turn was 10, the SRF was 80 MHZ and the Q value was ca. 9. When the microstrip antenna pattern of aluminum $2{\mu}m$ was fabricated by using DC sputtering, Vpp of ca. 4.3 V was obtained when the reader and tag were closely contacted.

  • PDF

Bonding process parameter optimization of flip-chip bonder (Flip-chip 본딩 장비 제작 및 공정조건 최적화)

  • Shim H.Y.;Kang H.S.;Jeong H.;Cho Y.J.;Kim W.S.;Kang S.
    • Proceedings of the Korean Society of Precision Engineering Conference
    • /
    • 2005.10a
    • /
    • pp.763-768
    • /
    • 2005
  • Bare-chip packaging becomes more popular along with the miniaturization of IT components. In this paper, we have studied flip-chip process, and developed automated bonding system. Among the several bonding method, NCP bonding is chosen and batch-type equipment is manufactured. The dual optics and vision system aligns the chip with the substrate. The bonding head equipped with temperature and force controllers bonds the chip. The system can be easily modified for other bonding methods such as ACF In bonding process, the bonding forte and temperature are known as the most dominant bonding parameters. A parametric study is performed for these two parameters. For the test sample, we used standard flip-chip test kit which consists of FR4 boards and dummy flip-chips. The bonding test was performed fur two types of flip-chips with different chip size and lead pitch. The bonding temperatures are chosen between $25^{\circ}C\;to\;300^{\circ}C$. The bonding forces are chosen between 5N and 300N. The bonding strength is checked using bonding force tester. After the bonding force test, the samples are examined by microscope to determine the failure mode. The relations between the bonding strength and the bonding parameters are analyzed and compared with bonding models. Finally, the most suitable bonding condition is suggested in terms of temperature and force.

  • PDF