• 제목/요약/키워드: low-area design

검색결과 1,420건 처리시간 0.026초

기업사옥 저층부의 공공성을 위한 계획특성 경향 분석 (Analysis of Trend on the Planning Characteristics for Publicity of the Low Level Area in the Headquarter Office Buildings)

  • 강선경;송병준;주범
    • 한국실내디자인학회논문집
    • /
    • 제23권6호
    • /
    • pp.178-186
    • /
    • 2014
  • Recently, a lower levels space has turned into a mediating space where people can experience urban spaces directly and it has revitalized communication between the city and company and also it has changed itself newly. In addition, this space which is connecting interior and exterior spaces of company's buildings can attract people living in the downtown as shock-absorbing and transitional space and it is getting more important part in urban context these days. Through case studies of corporate office space planning characteristics derived lower levels and to provide direction for the lower levels of the corporate office space planning purposes of the present study. Therefore, I establish the concept of the public good corporate office space and transition space, the concept of transition through the first Theoretical Methods. I investigate the properties of the transition area is used as the target for completion of the current construction culture destination since 2000, winning the corporate office, I have been talking about the characteristics of the corporate office along the lower part of the last PPS assessment criteria to apply to the building. PPS by applying an assessment factor can be derived for building enterprise case studies and analysis of the results the following conclusions about the use of publicity and transition space. First, lower levels of corporate office space had been applied to the use and activity in a very important project characteristics. Second, corporate office space, lower levels of access and linkages are important. Finally, in terms of public characteristics transition space is a important characteristic for low-rise space of headquarter buildings.

휴대형 3D 그래픽 가속기를 위한 저전력/저면적 산술 연산기 회로 설계 (A Design of Low-power/Small-area Arithmetic Units for Mobile 3D Graphic Accelerator)

  • 김채현;신경욱
    • 한국정보통신학회논문지
    • /
    • 제10권5호
    • /
    • pp.857-864
    • /
    • 2006
  • 본 논문은 휴대형 3D그래픽 가속기를 위한 벡터 처리기, 누승기, 제산기 및 제곱근기 회로 설계에 관하여 기술한다. 설계된 연산기는 부동소수점 대신 OpenGL/ES에서 권장하는 16.16 고정 소수점 방식을 사용하여 모바일 환경에서 저전력/저면적으로 동작하도록 하였다. 벡터 처리기는 RB 수체계 기반으로 설계되었으며 일반적인 4개의 승산기와 3개의 가산기로 구현한 방식에 비해 30%의 동작성능이 향상됐고, 10%의 면적 감소를 이루었다. 누승기, 제산기 및 제곱근기는 로그 수체계 기반으로 설계되었으며 이진수-로그 변환 시 룩업 테이블을 사용하지 않고 6-영역의 근사화 방법을 이용한 조합회로로 구현하였다. 누승기, 제산기 및 제곱근기는 일반적인 룩업 테이블로 구현한 방식과 비교하여 면적이 대폭 감소되었다.

Pager 동작 시간 향상을 위한 POCSAG Signal Decoder의 설계 (Design of POSCAG signal decoder for operating time improvement in pager)

  • 최종문;김영대;한정익
    • 한국통신학회논문지
    • /
    • 제22권2호
    • /
    • pp.361-370
    • /
    • 1997
  • In this paper, we designed POCSAG Signal Decoder to improve operating time in pager. We showed POCSAG Signal Pattern sent by transmitter and operation of this decoder. We also showed that the Pager using this decoder was equipped with Wide Area Signal Detection and designed the hardware which realizes this operation and implemented it with ASIC chip. As we inspected the function of the ASIC chip and tested the performance, we could find that the chip operated in low voltage and that power dissipation was low.

  • PDF

2.4GHz 무선랜용 가변이득 저잡음 증폭기 설계 (Variable gain LNA Design for 2.4GHz Wireless LAN)

  • 강태영;박영호;임지훈;박정호
    • 대한전자공학회:학술대회논문집
    • /
    • 대한전자공학회 2003년도 하계종합학술대회 논문집 I
    • /
    • pp.621-624
    • /
    • 2003
  • In this paper, two Cascode Low Noise Variable Gain Amplifiers are proposed for wide dynamic range and constant Noise Figure for frequency range of 2.4GHz. Designed Variable Gain Low Noise Amplifier are for Wireless Local Area Network (WLAN) applications. A gain is higher than 17dB and the noise figure is approximately 1.3dB and the input VSWR is better than 2:1.

  • PDF

Parametric Analysis and Design Optimization of a Pyrotechnically Actuated Device

  • Han, Doo-Hee;Sung, Hong-Gye;Jang, Seung-Gyo;Ryu, Byung-Tae
    • International Journal of Aeronautical and Space Sciences
    • /
    • 제17권3호
    • /
    • pp.409-422
    • /
    • 2016
  • A parametric study based on an unsteady mathematical model of a pyrotechnically actuated device was performed for design optimization. The model simulates time histories for the chamber pressure, temperature, mass transfer and pin motion. It is validated through a comparison with experimentally measured pressure and pin displacement. Parametric analyses were conducted to observe the detailed effects of the design parameters using a validated performance analysis code. The detailed effects of the design variables on the performance were evaluated using the one-at-a-time (OAT) method, while the scatter plot method was used to evaluate relative sensitivity. Finally, the design optimization was conducted by employing a genetic algorithm (GA). Six major design parameters for the GA were chosen based on the results of the sensitivity analysis. A fitness function was suggested, which included the following targets: minimum explosive mass for the uniform ignition (small deviation), light casing weight, short operational time, allowable pyrotechnic shock force and finally the designated pin kinetic energy. The propellant mass and cross-sectional area were the first and the second most sensitive parameters, which significantly affected the pin's kinetic energy. Even though the peak chamber pressure decreased, the pin kinetic energy maintained its designated value because the widened pin cross-sectional area induced enough force at low pressure.

저면적 HEVC 코어 변환기 아키텍쳐 설계 (Design of Low-Area HEVC Core Transform Architecture)

  • 한승목;남우진;이성수
    • 전기전자학회논문지
    • /
    • 제17권2호
    • /
    • pp.119-128
    • /
    • 2013
  • 본 논문에서는 차세대 동영상 압축 표준인 HEVC의 핵심 프로세스 중 하나인 코어 변환기를 설계하고 이를 합성한 후 검증하였다. 제안하는 코어 변환기는 면적을 많이 차지하는 곱셈기 대신에 덧셈기와 쉬프터만을 사용하였으며, 쉬프터도 실제로는 와이어 연결과 멀티플렉서만을 사용하여 면적을 크게 줄였다. 또한 하나의 하드웨어로 $4{\times}4$에서 $16{\times}16$ 블록까지 모두 처리할 수 있도록 설계하였으며, 이를 위해서 연산처리기를 재사용하는 아키텍쳐를 제안하였다. 0.13um 공정으로 설계된 코어 변환기는 $16{\times}16$ 블록을 2-D 변환 처리하는데 160 사이클이 소요되며 게이트 수는 101,015 게이트이다.

An Analysis of Trade Areas for Apparel Stores in Seoul - Based on Myeong-dong, Kangnam Station and Myeongil-dong -

  • Jung, Hyunu-Ju
    • 패션비즈니스
    • /
    • 제14권3호
    • /
    • pp.75-89
    • /
    • 2010
  • The purpose of this study is to provide information how to locate a apparel store based on target age, merchandise's type and price. Three trade areas in Seoul are chosen: Myeong-dong which is the biggest trade area in Korea; Kangnam station one of representative Kangnam trade areas; and Myeongil-Dong a neighborhood trade area. This study is mainly performed by analysing the locations of the stores in the given areas. The result shows that the main apparel stores in Myeong-dong are casual wear stores for young people with the range of mid-high price. The stores in Kangnam station trade area also sell the casual wear for young people but they are mostly mid-low priced. In the trade area of Myeongil-dong, however, there are various kinds of mid-priced apparel stores for residents of all ages. Apparel stores for formal wear, casual wear, and formal-casual wear tend to be located side by side. But other kinds do not. These results show that affinity is found in some types of apparel stores by the analysis of the next-door apparel stores.

Implementation of Platform System for IEEE 802.15.4 Low Rate WPAN

  • Park, Joo-Ho;Kang, Young-Jin;Kim, Jae-Young
    • 한국정보기술응용학회:학술대회논문집
    • /
    • 한국정보기술응용학회 2005년도 6th 2005 International Conference on Computers, Communications and System
    • /
    • pp.191-194
    • /
    • 2005
  • In this paper the platform system for IEEE 802.15.4 Low Rate WPAN is designed and fabricated. IEEE 802.15.4 Low Rate WP AN system serves the functions and realization of home-area network. According to the IEEE 802.15.4 standard, there are two modes, One is BPSK modulation in 868/915MHz frequency band. The other is O-QPSK modulation in 2.45GHz frequency band. In this paper we implemented the platform system mounted in one PCB board in 868/915MHz frequency band of IEEE 802.15.4 Low Rate WPAN system. We measured that the platform system which consists of digital part and RF part has good performance. Also RF part is realized by design and fabrication of the RF transceiver IC. The key issue is to make the platform system which provides the function of Low Rate WPAN system to meet the requirement of IEEE 802.15.4 standards.

  • PDF

저전력 디지털 신호처리 응용을 위한 작은 오차를 갖는 절사형 Booth 승산기 설계 (A Design of Low-Error Truncated Booth Multiplier for Low-Power DSP Applications)

  • 정해현;박종화;신경욱
    • 한국정보통신학회논문지
    • /
    • 제6권2호
    • /
    • pp.323-329
    • /
    • 2002
  • N-비트$\times$N-비트 2의 보수 승산에서 승산결과 2N-비트만을 출력하는 절사형 Booth 승산기의 절사오차 최소화를 위한 효율적인 오차보상 방법을 제안하였다. 제안된 방법을 적용하여 작은 칩 면적과 저전력 특성을 갖는 절사형 승산기를 설계하고 면적, 절사오차 등을 기존의 방식과 비교하였다. 제안된 절사형 Booth 승산기는 승산결과의 하위 N-비트를 계산하는 회로를 생략하므로, 절사되지 않은 일반 승산기에 비해 게이트 수가 약 35% 정도 감소한다. 본 논문에서 설계된 절사형 Booth 승산기는 기존의 고정 오차보상 방법을 적용한 경우에 비해 평균오차를 약 60% 정도 줄일 수 있다. 제안된 방법을 적용하여 16-비트$\times$16-비트 절사형 승산기를 0.35-$\mu\textrm{m}$ CMOS 공정을 이용하여 full-custom 방식으로 설계하였다. 약 3.000개의 트랜지스터로 구성되는 승산기 코어는 330-$\mu\textrm{m}$$\times$262-$\mu\textrm{m}$의 면적을 가지며, 3.3-V 전원전압에서 200-MHz로 동작 가능하며 약 20-㎽의 전력소모 특성을 갖는다.

저치환율 SCP에 의한 복합지반의 압밀 과정중에 발생하는 응력분담거동과 그 메커니즘 (Stress Sharing Behaviors and its Mechanism During Consolidation Process of Composition Ground Improved by Sand Compaction Piles with Low Replacement Area Ratio)

  • 유승경
    • 한국지반공학회논문집
    • /
    • 제19권5호
    • /
    • pp.301-310
    • /
    • 2003
  • 저치환율 샌드콤팩션파일공법(SCP공법)을 합리적으로 설계하기 위해서는 압밀중에 발생하는 복합지반 내부의 모래말뚝과 점토 양자의 상호역학거동을 정확히 파악하고 그 메커니즘을 이해하여야 할 필요성이 있다. 본 논문에서는 저치환율 SCP공법에 의해 개량된 복합지반의 압밀중에 발생하는 역학적 상호작용을 규명하기 위하여 일련의 수치해석을 실시하였다. 수치해석은 탄점소성 압밀 유한요소법을 적용하였으며, 그에 대한 신뢰성은 SCP에 의해 개량된 복합지반의 압밀거동에 대한 일련의 모형실험 결과와의 비교를 통해 검증할 수 있었다. 또한, 수치해석의 결과들로부터 저치환율의 모래말뚝이 타설된 복합지반의 모래말뚝과 점토에 대해 압밀중에 발생되는 각각의 역학거동과 복합지반 내부에 대한 응력분담 메커니즘에 대하여 규명하였다.