1 |
S.S. Kidambi, F. El-Guibaly and A. Antoniou, 'Area-efficient multipliers for digital signal processing applications', IEEE Trans. on CAS-II, vol. 43, no. 2, pp. 90-95, Feb. 1996
|
2 |
A.Y Kentus, H.T. Hung and A.N. Willson Jr., 'An architecture for high-performance/small- area multipliers for use in digital filtering applications', IEEE Journal of Solid-State Circuits, vol. 29, pp. 117-121, Feb. 1994
DOI
ScienceOn
|
3 |
J.M. Jou, S.R. Kuang, and R.D. Chen, 'Design of low-error fixed-width multipliers for DSP application', IEEE Trans. on CAS-II, vol. 46, no. 6, pp. 836-842, Jun. 1999
|
4 |
L.P. Rubinfield, 'A proof of the modified Booth's algorithm for multiplication', IEEE Trans. on Computers, vol. C-24, no. 10, pp. 1014-1015, Oct. 1975
DOI
ScienceOn
|
5 |
G.K. Ma and F.J. Taylor, 'Multiplier policies for digital signal processing', IEEE ASSP Magazine, pp. 6-20, Jan. 1990
|
6 |
이광현, 임종석, '저전력 설계를 위한 절단된 Booth 곱셈기 구조', 대한전자공학회 논문지, vol. 37, SD-9, pp. 55-64, Set. 2000
|
7 |
A.D. Booth, 'A signed binary multiplication technique', Quarterly J. Mechanics, Appl. Math, vol. 4, Part 2, pp. 236-240, 1951
|