• ETRI Journal
• /
• v.36 no.3
• /
• pp.510-513
• /
• 2014

A Q-band pHEMT image-rejection low-noise amplifier (IR-LNA) is presented using inter-stage tunable resonators. The inter-stage L-C resonators can maximize an image rejection by functioning as inter-stage matching circuits at an operating frequency ($F_{OP}$) and short circuits at an image frequency ($F_{IM}$). In addition, it also brings more wideband image rejection than conventional notch filters. Moreover, tunable varactors in L-C resonators not only compensate for the mismatch of an image frequency induced by the process variation or model error but can also change the image frequency according to a required RF frequency. The implemented pHEMT IR-LNA shows 54.3 dB maximum image rejection ratio (IRR). By changing the varactor bias, the image frequency shifts from 27 GHz to 37 GHz with over 40 dB IRR, a 19.1 dB to 17.6 dB peak gain, and 3.2 dB to 4.3 dB noise figure. To the best of the authors' knowledge, it shows the highest IRR and $F_{IM}/F_{OP}$ of the reported millimeter/quasi-millimeter wave IR-LNAs.

• Proceedings of the IEEK Conference
• /
• 2002.06a
• /
• pp.435-438
• /
• 2002

A design of Ku-band(11.7~12.20Hz) monolithic microwave integrated circuit(MMIC) low noise block(LNB) downconverter using self oscillating mixer (SOM) for direct broadcast satellite(DBS) application is presented The proposed LNB downconverter is composed of low noise amplifier(LNA), image reject filter(IRF), SOM , low pass filter(LPF). The conversion gain is 30dB , VSn is less than 1.7: 1 and overall noise figure is less than 1.2dB.

• The Journal of the Institute of Internet, Broadcasting and Communication
• /
• v.23 no.5
• /
• pp.109-114
• /
• 2023

In this paper, a 2-channel Image-Reject receiver using a 65-nm CMOS process is presented for Ka-band compact radars. The designed receiver consists of Low-Noise Amplifier (LNA), IQ mixer, and Analog Baseband (ABB). ABB includes a complex filter in order to suppress unwanted images, and the variable gain amplifiers (VGAs) in RF block and ABB have gain tuning range from 4.5-56 dB for wide dynamic range. The gain of the receiver is controlled by on-chip SPI controllers. The receiver has noise figure of <15 dB, OP1dB of >4 dBm, image rejection ratio of >30 dB, and channel isolation of >45 dB at the voltage gain of 36 dB, in the Ka-band target frequency. The receiver consumes 420 mA at 1.2 V supply with die area of 4000×1600 ㎛.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.37 no.7A
• /
• pp.545-551
• /
• 2012

In this paper, K-band multi-channel receiver was designed and fabricated for low noise amplification and down conversion to L-band. The fabricated multi-channel receiver incorporates GaAs-HEMT LNA(Low noise amplifier) which provides less than a 2 dB noise figure, IR(Image Rejection) Filter for rejection of image frequency, IR(Image rejection) mixer to reject a image frequency and improve an IMD(Intermodulation Distortion) characteristic. Test results of the fabricated multi-channel receiver show less than a 3.8 dB noise figure, conversion gain of more than 27dB, and IP1dB(Input 1dB Gain Compression Point) of -9.5 dB and over.

• Proceedings of the KIEE Conference
• /
• 2003.11c
• /
• pp.894-897
• /
• 2003

Recently, the rapid growth of mobile radio system has led to an increasing demand of low-cost high performance communication IC's. In this paper, we have designed RF front end for wireless LAN receiver employ zero-IF architecture. A low-noise amplifier (LNA) and double-balanced mixer is included in a front end. The zero-IF architecture is easy to integrate and good for low power consumption, so that is coincided to requirement of wireless LAN. But the zero-IF architecture has a serious problem of large offset. Image-reject mixer is a good structure to solve offset problem. Using offset compensation circuit is good structure, too. The front end is implemented in 0.25 ${\mu}m$ CMOS technology. The front end has a noise figure of 5.6 dB, a power consumption of 16 mW and total gain of 22 dB.

• Journal of Digital Convergence
• /
• v.10 no.10
• /
• pp.313-318
• /
• 2012

In this study, we propose a low-noise transceiver for 10GHz motion sensor. The transceiver presented here has a circuit(Hittite HMC908LC5) that is composed of a two way-$0^{\circ}$ power splitter(the 1:2 block) and a $90^{\circ}$ Hybrid. The noise reduction circuit utilizes an LNA followed by an image reject mixer which is driven by an LO buffer amplifier. A modeling and analysis have been pursued using CST MWS. A prototype sensor was manufactured to measure the performance and experimental results show that the proposed sensor is good enough to use for a accurate motion sensor.