• Title/Summary/Keyword: host interface

Search Result 210, Processing Time 0.023 seconds

A DSP Platform for the HD Multimedia Streaming (HD급 멀티미디어 Streaming을 위한 DSP 플랫폼)

  • Hong, Keun-Pyo;Park, Jong-Soon;Moon, Jae-Pil;Kim, Dong-Hwan;Chang, Tae-Gyu
    • Proceedings of the IEEK Conference
    • /
    • 2005.11a
    • /
    • pp.569-572
    • /
    • 2005
  • This paper proposed the design and implementation of a DSP platform for the various multimedia streaming. The DSP platform synchronizes with host PC to configure DSP and to transmit multimedia streaming through PCI. The suggested DSP platform decodes high-capacity video/audio data using the suggested high-speed FIFO, CPLD and memory interface. The buffer control techniques is proposed in other to avoid the under/over-run of the audio/video data during the audio/video decoding. For the DSP platform test, host PC transmits program stream(PS) that consists of the MPEG-2 video MP@ML and 5.1ch AC3 audio data (Coyote.mov file, half hour running time) to DSP platform. The DSP platform plays continuously back the high sound-quality audio and high-definition video at once.

  • PDF

A Java-based Performance Monitor for Networked Computer (네트워크 컴퓨터를 위한 자바 기반의 성능감시기)

  • Kim, Bong-Jun;Kim, Dong-Ho;Hwang, Seog-Chan;Kim, Myung-Ho;Choi, Jae-Young
    • Journal of KIISE:Computer Systems and Theory
    • /
    • v.27 no.2
    • /
    • pp.160-168
    • /
    • 2000
  • In this paper, we present a performance monitor to trace and evaluate the performance of programs running on networked computers. The performance monitor of the JaNeC is online/batch as well as event/time driven. Since it is implemented with the Java programming language, it provides us with high portability among heterogeneous computer systems, and friendly graphical user interface. This performance monitor consists of various views such as 'Task/Event Filter' and 'TimeLine', 'Task View', 'Task Hoistory', 'Message Passing View', 'Host Cpu View', which allow the user to easily analyze event and time during the program execution.

  • PDF

Development of the Real-time Controller for Control Loading System in Aircraft Simulator (항공기 시뮬레이터용 조종 반력 시스템 실시간 제어기 개발)

  • Park, Joon-Ho;Kim, Tae-Kue;Park, Seung-Gyu;Yoon, Tae-Sung
    • Proceedings of the KIEE Conference
    • /
    • 2006.07d
    • /
    • pp.1846-1847
    • /
    • 2006
  • In this study, we developed the real-time controller for control loading system (CLS) of aircraft simulator. The CLS is given the forces as inputs: the exerted force by a pilot, which is determined according to the position of the control stick, and the calculated force by the host computer. And then CLS makes the pilot feel the back loading force by supplying the motor drive with the actuator signal. The developed real-time controller for CLS is organized into the five parts which are the position sensing part including a encoder, the A/D converter part for the analog load cell signal, the communication interface part to communicate with the host, the D/A converter for the actuator signal, and the CPU DSP2812 to carry out a control algorithm. We constructed the test control loading system and carried out the experiment with the developed real-time controller. The experimental results showed that the real-time controller generates the back loading forces similar to the desired back loading force graph.

  • PDF

Functional-Level Design and Simulation of a Graphics Processor (그래픽스 프로세서의 기능적 설계 및 시뮬레이션)

  • Bae, Seong-Ok;Lee, Hee-Choul;Kyung, Chong-Min
    • Journal of the Korean Institute of Telematics and Electronics
    • /
    • v.25 no.10
    • /
    • pp.1252-1262
    • /
    • 1988
  • This paper describes a functional-level design and simulation of Graphics Processor(GP) which can be used in various graphics systems. GP is divided into two parts: One is CPU, and the other is the interface to I/O peripherals. In order to achieve fast execution of graphics instructions, the CPU has special ALU, barrel shifter and window comparator and a FIFO for instruction prefetch. I/O part controls the DRAM and VRAM which constitute the GP's local memory, generates the signals to drive monitor, and communicates with the host processor. The functional simulation of CPU was done on Daisy workstation while the I/O part was designed using GENESIL, a silicon compiler.

  • PDF

Implementation of a Robust Speech Recognizer in Noisy Car Environment Using a DSP (DSP를 이용한 자동차 소음에 강인한 음성인식기 구현)

  • Chung, Ik-Joo
    • Speech Sciences
    • /
    • v.15 no.2
    • /
    • pp.67-77
    • /
    • 2008
  • In this paper, we implemented a robust speech recognizer using the TMS320VC33 DSP. For this implementation, we had built speech and noise database suitable for the recognizer using spectral subtraction method for noise removal. The recognizer has an explicit structure in aspect that a speech signal is enhanced through spectral subtraction before endpoints detection and feature extraction. This helps make the operation of the recognizer clear and build HMM models which give minimum model-mismatch. Since the recognizer was developed for the purpose of controlling car facilities and voice dialing, it has two recognition engines, speaker independent one for controlling car facilities and speaker dependent one for voice dialing. We adopted a conventional DTW algorithm for the latter and a continuous HMM for the former. Though various off-line recognition test, we made a selection of optimal conditions of several recognition parameters for a resource-limited embedded recognizer, which led to HMM models of the three mixtures per state. The car noise added speech database is enhanced using spectral subtraction before HMM parameter estimation for reducing model-mismatch caused by nonlinear distortion from spectral subtraction. The hardware module developed includes a microcontroller for host interface which processes the protocol between the DSP and a host.

  • PDF

Design of DSP(TMS320F240) Controller for Multi-axes Transportation System with BLDC Servo Motor (DSP(TMS320F240)를 이용한 BLDC서보 전동기 다축 이송시스템 제어기 설계)

  • 김민섭;구효원;최중경;권현아;신영호
    • Proceedings of the IEEK Conference
    • /
    • 2002.06e
    • /
    • pp.95-98
    • /
    • 2002
  • This paper presents a study on DSP(TMS320F240) controller design for multi-axes transportation system using BLDC servo motor. This BLDC servo motor controller was realized with DSP(Digital Signal Processor) and IPM (Intelligent Power Module). The multi-axes transportation system needs torque, speed, position control of servo motor for variable action. This paper implements those servo control with vector control and space vector modulation technique. As CPU of controller DSP(TMS320F240) is adopted because, it has PWM(Pulse Width Modulation) waveform generator, A/D(Analog to Digital) converter, SPI(Serial Peripheral Interface) port and input/output port etc. The controller of multi-axes transportation system consists of 3-level hierarchy structure that main host PC manages three sub DSP system which transfer downword command and are monitoring the states of end servo controllers. Each sub DSP system operates eight BLDC servo controllers which control BLDC servo motor using DSP and IPM Between host system and middle digital signal processor communicate with RS-422, between main processor and controller communicate with SPI port.

  • PDF

Design and Implementation for Image Monitoring System using Qt/Embedded (QT/임베디드 기반의 화상 감시시스템 설계 몇 구현)

  • 노방현
    • Journal of the Korea Academia-Industrial cooperation Society
    • /
    • v.5 no.3
    • /
    • pp.236-240
    • /
    • 2004
  • We have implemented image monitoring system on PXA255 processor based embedded board that is ported QT/Embedded 2.3.7 version. User is able to monitor camera's capture image for widely separated host PC at client PXA255 board target board by ethernet communication method. And we designed PCI interface card that control motor for camera's Pan & Tilt. Bitmap format's images of $320\times{240}$ size are displayed on PXA255 board's TFT-LCD and User is able to monitor wanted position's image by touch screen input method.

  • PDF

Stairs Walking of a Biped Robot (2족 보행 로봇의 계단 보행)

  • 성영휘;안희욱
    • Journal of the Institute of Convergence Signal Processing
    • /
    • v.5 no.1
    • /
    • pp.46-52
    • /
    • 2004
  • In this paper, we introduce a case study of developing a miniature humanoid robot which has 16 degrees of freedom, 42 cm heights, and 1.5kg weights. For easy implimentation, the integrated RC-servo motors are adopted as actuators and a digital camera is equipped on its head. So, it can transmit vision data to a remote host computer via wireless modem. The robot can perform staircase walking as well as straight walking and turning to any direction. The user-interface program running on the host computer contains a robot graphic simulator and a motion editor which are used to generate and verify the robot's walking motion. The experimental results show that the robot has various walking capability including straight walking, turning, and stairs walking.

  • PDF

A Lightweight Packet Filter for Embedded System (임베디드 시스템을 위한 경량의 패킷필터)

  • Lee, Byong-Kwon;Jeon, Joong-Nam
    • The KIPS Transactions:PartC
    • /
    • v.13C no.7 s.110
    • /
    • pp.813-820
    • /
    • 2006
  • The advance of computer and communication technologies enables the embedded systems to be equipped with the network communication interfaces. Their appearance in network leads to security issues on the embedded systems. An easy way to overcome the security problem is to adopt the packet filter that is implemented in the general computer systems. However, general packet filters designed for host computers are not suitable to embedded systems because of their complexity. In this paper, we propose a lightweight packet filter for embedded systems. The lightweight packet filter is implemented in the kernel code. And we have installed a Web-GUI interface for user to easily set the filtering policies at remote space. The experimental results show that the proposed packet filter decreases the packet delivery time compared to the packet filter designed for host computers and it is comparable to the systems without packet filter.

A Forgery detection protocol for protection of mobile agent execution results (이동 에이전트 수행 결과에 대한 부정 검출 프로토콜)

  • Kim, Hee-Yeon;Shin, Jung-Hwa;Shin, Weon;Rhee, Kyung-Hyune
    • The KIPS Transactions:PartB
    • /
    • v.9B no.5
    • /
    • pp.517-522
    • /
    • 2002
  • Mobile agent systems offer a new paradigm for distributed computation and a one of solution for limitation of existent Client-server model. Mobile agent systems provide interface that can migrate from host to host in a heterogenous network. For secure execution, it must solve security problem of mobile code before. In this paper, we are propose the protocol that applied signature technique and hash chain technique. This protocol enable one to offer forward integrity, non-repudiation, and forgery detection, when mobile agents are perform the task by migrating a network.