• Title/Summary/Keyword: external circuit

Search Result 489, Processing Time 0.026 seconds

Intelligent AGC Circuit Design (지능형 AGC 회로 설계)

  • Zhang Liang;Kim Jong-Won;Seo Jae-Yong;Cho Hyun-Chan;Jeong Goo-Chul
    • Proceedings of the Korean Institute of Intelligent Systems Conference
    • /
    • 2006.05a
    • /
    • pp.302-305
    • /
    • 2006
  • A problem that arises in most communication receivers concerns the wide variation in power level of the signals received at the antenna. These variations cause serious problems which can usually be solved in receiver design by using Automatic Gain Control (AGC). AGC is achieved by using an amplifier whose gain can be controlled by external current or voltage. However, the AGC circuit does not respond to rapid changes in the amplitude of input. If input changes instantaneously, then even if op-amps could follow the change, the envelope detector capacitor could not, since the capacitor's voltage could not change instantaneously. To alleviate this deficiency, we present Improved Automatic Gain Control Circuit (IAGCC) replacing AGC circuit to FLC.

  • PDF

A Hysteresis Controllable Monolithic Comparator Circuit for the Radio Frequency Identification (RFID 히스테리시스 제어용 CMOS 비교기 IC 회로)

  • Kim, Young-Gi
    • Journal of IKEEE
    • /
    • v.15 no.3
    • /
    • pp.205-210
    • /
    • 2011
  • A novel hysteresis tunable monolithic comparator circuit based on a 0.35 ${\mu}m$ CMOS process is suggested in this paper. To tune the threshold voltage of the hysteresis in the comparator circuit, two external digital bits are used with supply voltage of 3.3V. The threshold voltage of the suggested comparator circuit is controlled by 234mV by change of 4 digital control bits in the simulation, which is a close agreement to the analytic calculation.

A Modified Multiple Depth First Search Algorithm for Grid Mapping Using Mini-Robots Khepera

  • El-Ghoul, Sally;Hussein, Ashraf S.;Wahab, M. S. Abdel;Witkowski, U.;Ruckert, U.
    • Journal of Computing Science and Engineering
    • /
    • v.2 no.4
    • /
    • pp.321-338
    • /
    • 2008
  • This paper presents a Modified Multiple Depth First Search algorithm for the exploration of the indoor environments occupied with obstacles in random distribution. The proposed algorithm was designed and implemented to employ one or a team of Khepera II mini robots for the exploration process. In case of multi-robots, the BlueCore2 External Bluetooth module was used to establish wireless networks with one master robot and one up to three slaves. Messages are sent and received via the module's Universal Asynchronous Receiver/Transmitter (UART) interface. Real exploration experiments were performed using locally developed teleworkbench with various autonomy features. In addition, computer simulation tool was also developed to simulate the exploration experiments with one master robot and one up to ten slaves. Computer simulations were in good agreement with the real experiments for the considered cases of one to one up to three networks. Results of the MMDFS for single robot exhibited 46% reduction in the needed number of steps for exploring environments with obstacles in comparison with other algorithms, namely the Ants algorithm and the original MDFS algorithm. This reduction reaches 71% whenever exploring open areas. Finally, results performed using multi-robots exhibited more reduction in the needed number of exploration steps.

Characteristics Analysis of a Forward Converter by Finite Element Method and State Variables Equation (유한요소법과 상태방정식을 이용한 포워드 컨버터의 동작 특성 해석)

  • Park, Seong-Jin;Gwon, Byeong-Il;Park, Seung-Chan
    • The Transactions of the Korean Institute of Electrical Engineers B
    • /
    • v.48 no.9
    • /
    • pp.467-475
    • /
    • 1999
  • This paper presents an analysis method of a forward converter, using both the finite element method considering the external circuit and a state variables equation. The converter operates at 50kHz and its one period is divided into two modes for the simplicity of the analysis. In the first mode, the switching transistor turns on and an input power is transferred into the load by the electromagnetic conversion action of a ferrite transformer. In the second mode, the switching transistor turns off and the stored energy in an inductor is delivered to the load, and the transformer core is demagnetized by the reset winding current. In this paper, time-stepping finite element method taking into account the on-state electrical circuit of the converter in used to analyze both the electrical circuit and electromagnetic field of the magnetic device during the first mode and the demagnetization period of the transformer core. Then a state variables equation for the circuit which the inductor current flows is constituted and solved during the second mode. As a result, the simulation results have been good agreement with the results obtained form experiment.

  • PDF

An Input-Powered High-Efficiency Interface Circuit with Zero Standby Power in Energy Harvesting Systems

  • Li, Yani;Zhu, Zhangming;Yang, Yintang;Zhang, Chaolin
    • Journal of Power Electronics
    • /
    • v.15 no.4
    • /
    • pp.1131-1138
    • /
    • 2015
  • This study presents an input-powered high-efficiency interface circuit for energy harvesting systems, and introduces a zero standby power design to reduce power consumption significantly while removing the external power supply. This interface circuit is composed of two stages. The first stage voltage doubler uses a positive feedback control loop to improve considerably the conversion speed and efficiency, and boost the output voltage. The second stage active diode adopts a common-grid operational amplifier (op-amp) to remove the influence of offset voltage in the traditional comparator, which eliminates leakage current and broadens bandwidth with low power consumption. The system supplies itself with the harvested energy, which enables it to enter the zero standby mode near the zero crossing points of the input current. Thereafter, high system efficiency and stability are achieved, which saves power consumption. The validity and feasibility of this design is verified by the simulation results based on the 65 nm CMOS process. The minimum input voltage is down to 0.3 V, the maximum voltage efficiency is 99.6% with a DC output current of 75.6 μA, the maximum power efficiency is 98.2% with a DC output current of 40.4 μA, and the maximum output power is 60.48 μW. The power loss of the entire interface circuit is only 18.65 μW, among which, the op-amp consumes only 2.65 μW.

A Photovoltaic Energy Harvesting Charger with Battery Management (배터리 관리 기능을 갖는 빛 에너지 하베스팅 충전기)

  • Kim, Kook-dong;Park, Sa-hyun;Kim, Dae-kyung;Yang, Min-Jae;Yoon, Eun-jung;Yu, Chong-gun
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2014.10a
    • /
    • pp.561-564
    • /
    • 2014
  • In this paper a photovoltaic energy harvesting charger with battery management circuit is proposed. The proposed circuit harvests maximum power from a solar cell by employing MPPT(Maximum Power Point Tracking) control and charges an external capacitor battery with the harvested energy. The charging state of the battery is controlled according to the signals from the battery management circuit. The proposed circuit is designed in a 0.35um CMOS process technology and its functionality has been verified through extensive simulations. The maximum efficiency of the designed entire system is 84.8%, and the chip area including pads is $1350um{\times}1200um$.

  • PDF

Design and Analysis of 2 GHz Low Noise Amplifier Layout in 0.13um RF CMOS

  • Lee, Miyoung
    • Journal of Advanced Information Technology and Convergence
    • /
    • v.10 no.1
    • /
    • pp.37-43
    • /
    • 2020
  • This paper presents analysis of passive metal interconnection of the LNA block in CMOS integrated circuit. The performance of circuit is affected by the geometry of RF signal path. To investigate the effect of interconnection lines, a cascode LNA is designed, and circuit simulations with full-wave electromagnetic (EM) simulations are executed for different positions of a component. As the results, the position of an external capacitor (Cex) changes the parasitic capacitance of electric coupling; the placement of component affects the circuit performance. This analysis of interconnection line is helpful to analyze the amount of electromagnetic coupling between the lines, and useful to choose the signal path in the layout design. The target of this work is the RF LNA enabling the seamless connection of wireless data network and the following standards have to be supported in multi-band (WCDMA: 2.11~ 2.17 GHz, CDMA200 1x : 1.84~1.87 GHz, WiBro : 2.3~2.4GHz) mobile application. This work has been simulated and verified by Cadence spectre RF tool and Ansoft HFSS. And also, this work has been implemented in a 0.13um RF CMOS technology process.

Efficient Motion Estimation Algorithm and Circuit Architecture for H.264 Video CODEC (H.264 비디오 코덱을 위한 효율적인 움직임 추정 알고리즘과 회로 구조)

  • Lee, Seon-Young;Cho, Kyeong-Soon
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.47 no.12
    • /
    • pp.48-54
    • /
    • 2010
  • This paper presents a high-performance architecture of integer-pel motion estimation circuit for H.264 video CODEC. Full search algorithm guarantees the best results by examining all candidate blocks. However, the full search algorithm requires a huge amount of computation and data. Many fast search algorithms have been proposed to reduce the computational efforts. The disadvantage of these algorithms is that data access from or to memory is very irregular and data reuse is difficult. In this paper, we propose an efficient integer-pixel motion estimation algorithm and the circuit architecture to improve the processing speed and reduce the external memory bandwidth. The proposed circuit supports seven kinds of variable block sizes and generates 41 motion vectors. We described the proposed high-performance motion estimation circuit at R1L and verified its operation on FPGA board. The circuit synthesized by using l30nm CMOS standard cell library processes 139.8 1080HD ($1,920{\times}1,088$) image frames per second and supports up to H.264 level 5.1.

Development of a Temperature Sensor for OLED Degradation Compensation Embedded in a-IGZO TFT-based OLED Display Pixel (a-IGZO TFT 기반 OLED 디스플레이 화소에 내장되는 OLED 열화 보상용 온도 센서의 개발)

  • Seung Jae Moon;Seong Gyun Kim;Se Yong Choi;Jang Hoo Lee;Jong Mo Lee;Byung Seong Bae
    • Journal of Sensor Science and Technology
    • /
    • v.33 no.1
    • /
    • pp.56-61
    • /
    • 2024
  • The quality of the display can be managed by effectively managing the temperature generated by the panel during use. Conventional display panels rely on an external reference resistor for temperature monitoring. However, this approach is easily affected by external factors such as temperature variations from the driving circuit and chips. These variations reduce reliability, causing complicated mounting owing to the external chip, and cannot monitor the individual pixel temperatures. However, this issue can be simply and efficiently addressed by integrating temperature sensors during the display panel manufacturing process. In this study, we fabricated and analyzed a temperature sensor integrated into an a-IGZO (amorphous indium-gallium-zinc-oxide) TFT array that was to precisely monitor temperature and prevent the deterioration of OLED display pixels. The temperature sensor was positioned on top of the oxide TFT. Simultaneously, it worked as a light shield layer, contributing to the reliability of the oxide. The characteristics of the array with integrated temperature sensors were measured and analyzed while adjusting the temperature in real-time. By integrating a temperature sensor into the TFT array, monitoring the temperature of the display became easier and more accurate. This study could contribute to managing the lifetime of the display.

An Experimental Study on Cushion Characteristics of pneumatic Cylinder for Vertically-Mounted. (공압 수직실린더의 쿠션특성에 관한 실험적 연구)

  • Kim, Dong-Su;Kim, Hyeong-Ui;Lee, Sang-Cheon
    • 연구논문집
    • /
    • s.28
    • /
    • pp.73-87
    • /
    • 1998
  • A pneumatic control system of compressed air as a working fluid has a variety of advantages such as low price, high respondence, non-explosion and good control performance and thus has many applications in the field of automobile, electronic and semiconductor industry. However, it has a difficulty in contolling a precise position due to quick response of system and compressibility of working fluid and. in particular, shock stress may occur due to an external load, resulting in fracture of a cylinder cap unless cushion device is equipped in the linear actuator. To avoid this, a cushion device should be installed for damping effect of the external load and the supply pressure as well as for decreasing shock stress and vibration caused by high speed rotation. Previous studies include dimensionless analyses and computer simulations of cushion capability and experiments of horizontally-mounted cylinder performances. A new attempt is experimentally made in this study using a vertically-mounted cylinder under an operation condition of 4, 5 and 6 (bar) as supply pressure and 40, 70 and 100 (kgf) as external load. It turns out that the cushion pressure is mainly a function of the external load rather than the supply pressure. The cushion characteristics was also revealed in the meter-in circuit.

  • PDF