• Title/Summary/Keyword: experimental hardware

Search Result 815, Processing Time 0.027 seconds

Fast Hologram Generating of 3D Object with Super Multi-Light Source using Parallel Distributed Computing (병렬 분산 컴퓨팅을 이용한 초다광원 3차원 물체의 홀로그램 고속 생성)

  • Song, Joongseok;Kim, Changseob;Park, Jong-Il
    • Journal of Broadcast Engineering
    • /
    • v.20 no.5
    • /
    • pp.706-717
    • /
    • 2015
  • The computer generated hologram (CGH) method is the technology which can generate a hologram by using only a personal computer (PC) commonly used. However, the CGH method requires a huge amount of calculational time for the 3D object with a super multi-light source or a high-definition hologram. Hence, some solutions are obviously necessary for reducing the computational complexity of a CGH algorithm or increasing the computing performance of hardware. In this paper, we propose a method which can generate a digital hologram of the 3D object with a super multi-light source using parallel distributed computing. The traditional methods has the limitation of improving CGH performance by using a single PC. However, the proposed method where a server PC efficiently uses the computing power of client PCs can quickly calculate the CGH method for 3D object with super multi-light source. In the experimental result, we verified that the proposed method can generate the digital hologram with 1,5361,536 resolution size of 3D object with 157,771 light source in 121 ms. In addition, in the proposed method, we verify that the proposed method can reduce generation time of a digital hologram in proportion to the number of client PCs.

Integrated Color Matching in Stereoscopic Image by Combining Local and Global Color Compensation (지역과 전역적인 색보정을 결합한 스테레오 영상에서의 색 일치)

  • Shu, Ran;Ha, Ho-Gun;Kim, Dae-Chul;Ha, Yeong-Ho
    • Journal of the Institute of Electronics and Information Engineers
    • /
    • v.50 no.12
    • /
    • pp.168-175
    • /
    • 2013
  • Color consistency in stereoscopic contents is important for 3D display systems. Even with a stereo camera of the same model and with the same hardware settings, complex color discrepancies occur when acquiring high quality stereo images. In this paper, we propose an integrated color matching method that use cumulative histogram in global matching and estimated 3D-distance for the stage of local matching. The distance between the current pixel and the target local region is computed using depth information and the spatial distance in the 2D image plane. The 3D-distance is then used to determine the similarity between the current pixel and the target local region. The overall algorithm is described as follow; First, the cumulative histogram matching is introduced for reducing global color discrepancies. Then, the proposed local color matching is established for reducing local discrepancies. Finally, a weight-based combination of global and local matching is computed. Experimental results show the proposed algorithm has improved global and local error correction performance for stereoscopic contents with respect to other approaches.

Implementation of the Digital Current Control System for an Induction Motor Using FPGA (FPGA를 이용한 유도 전동기의 디지털 전류 제어 시스템 구현)

  • Yang, Oh
    • Journal of the Korean Institute of Telematics and Electronics C
    • /
    • v.35C no.11
    • /
    • pp.21-30
    • /
    • 1998
  • In this paper, a digital current control system using a FPGA(Field Programmable Gate Array) was implemented, and the system was applied to an induction motor widely used as an industrial driving machine. The FPGA designed by VHDL(VHSIC Hardware Description Language) consists of a PWM(Pulse Width Modulation) generation block, a PWM protection block, a speed measuring block, a watch dog timer block, an interrupt control block, a decoder logic block, a wait control block and digital input and output blocks respectively. Dedicated clock inputs on the FPGA were used for high-speed execution, and an up-down counter and a latch block were designed in parallel, in order that the triangle wave could be operated at 40 MHz clock. When triangle wave is compared with many registers respectively, gate delay occurs from excessive fan-outs. To reduce the delay, two triangle wave registers were implemented in parallel. Amplitude and frequency of the triangle wave, and dead time of PWM could be changed by software. This FPGA was synthesized by pASIC 2SpDE and Synplify-Lite synthesis tool of Quick Logic company. The final simulation for worst cases was successfully performed under a Verilog HDL simulation environment. And the FPGA programmed for an 84 pin PLCC package was applied to digital current control system for 3-phase induction motor. The digital current control system of the 3 phase induction motor was configured using the DSP(TMS320C31-40 MHz), FPGA, A/D converter and Hall CT etc., and experimental results showed the effectiveness of the digital current control system.

  • PDF

An Empirical Study on Linux I/O stack for the Lifetime of SSD Perspective (SSD 수명 관점에서 리눅스 I/O 스택에 대한 실험적 분석)

  • Jeong, Nam Ki;Han, Tae Hee
    • Journal of the Institute of Electronics and Information Engineers
    • /
    • v.52 no.9
    • /
    • pp.54-62
    • /
    • 2015
  • Although NAND flash-based SSD (Solid-State Drive) provides superior performance in comparison to HDD (Hard Disk Drive), it has a major drawback in write endurance. As a result, the lifetime of SSD is determined by the workload and thus it becomes a big challenge in current technology trend of such as the shifting from SLC (Single Level Cell) to MLC (Multi Level cell) and even TLC (Triple Level Cell). Most previous studies have dealt with wear-leveling or improving SSD lifetime regarding hardware architecture. In this paper, we propose the optimal configuration of host I/O stack focusing on file system, I/O scheduler, and link power management using JEDEC enterprise workloads in terms of WAF (Write Amplification Factor) which represents the efficiency perspective of SSD life time especially for host write processing into flash memory. Experimental analysis shows that the optimum configuration of I/O stack for the perspective of SSD lifetime is MinPower-Dead-XFS which prolongs the lifetime of SSD approximately 2.6 times in comparison with MaxPower-Cfq-Ext4, the best performance combination. Though the performance was reduced by 13%, this contributions demonstrates a considerable aspect of SSD lifetime in relation to I/O stack optimization.

A Study on Manipulating Method of 3D Game in HMD Environment by using Eye Tracking (HMD(Head Mounted Display)에서 시선 추적을 통한 3차원 게임 조작 방법 연구)

  • Park, Kang-Ryoung;Lee, Eui-Chul
    • Journal of the Institute of Electronics Engineers of Korea SP
    • /
    • v.45 no.2
    • /
    • pp.49-64
    • /
    • 2008
  • Recently, many researches about making more comfortable input device based on gaze detection technology have been done in human computer interface. However, the system cost becomes high due to the complicated hardware and there is difficulty to use the gaze detection system due to the complicated user calibration procedure. In this paper, we propose a new gaze detection method based on the 2D analysis and a simple user calibration. Our method used a small USB (Universal Serial Bus) camera attached on a HMD (Head-Mounted Display), hot-mirror and IR (Infra-Red) light illuminator. Because the HMD is moved according to user's facial movement, we can implement the gaze detection system of which performance is not affected by facial movement. In addition, we apply our gaze detection system to 3D first person shooting game. From that, the gaze direction of game character is controlled by our gaze detection method and it can target the enemy character and shoot, which can increase the immersion and interest of game. Experimental results showed that the game and gaze detection system could be operated at real-time speed in one desktop computer and we could obtain the gaze detection accuracy of 0.88 degrees. In addition, we could know our gaze detection technology could replace the conventional mouse in the 3D first person shooting game.

A Study On Low Radiation Measurement of Radiation Measuring Devices and Improvement of Reaction Speed according to the Rapid Change of Radiation Dose (방사선 측정장치의 저준위 방사선 측정과 방사선량의 급격한 변화에 따른 장치의 반응 속도개선에 관한 연구)

  • Lee, Joo-Hyun;Lee, Seung-Ho
    • Journal of IKEEE
    • /
    • v.18 no.4
    • /
    • pp.544-551
    • /
    • 2014
  • This paper suggests an algorithm to measure low-level radiation by radiation measuring devices, and the other algorithm to improve reaction speed of the device to better respond to dramatic changes in radiation amount. The former algorithm to improve the accuracy of measuring low-level radiation takes advantage of a dual window radiation measurement method which is based on accumulated average of pulses gathered by a radiation measuring sensor. The latter algorithm is to enhance reaction speed of a measuring device to more sensitively react to dramatic changes in radiation amount by adopting a dual window radiation measurement method which analyzes data patterns newly put into for six seconds. To verify the suggested algorithms, a hardware-which consists of sensor and high-voltage generator, controller, charger and power supply circuit, wireless communication part, and display part-was used. Tests conducted on the dual window radiation measurement method as used in the suggested algorithm have proved that accuracy improves to measure low-level radiation of 5uSv/h, and linearity also gets better. Other tests were conducted to see whether the suggested algorithm enhances the reaction speed of a radiation measuring device so that the device responds better to dramatically changing radiation amount. The experimental results have shown meaningful changes in numbers after six seconds. Therefore, the conclusions are made that the algorithm enhances the reaction speed of the device.

Vergence Control of the Parallel-axis Stereo Camera using Signal Processing (신호처리를 이용한 평행축 입체 카메라의 주시각 제어)

  • Lee, Gwang-Soon;Kim, Hyoung-Nam;Hur, Nam-Ho;Um, Gi-Mun;Ahn, Chung-Hyun
    • The KIPS Transactions:PartB
    • /
    • v.10B no.2
    • /
    • pp.151-156
    • /
    • 2003
  • The vergence control method is presented for a parallel-axls stereo camera (PASC) using a signal processing technique such as shift, (rotation), and scaling. The PASC is considered as the simplest one of binocular stereo cameras. However, its major limitation lies in the controllability of vergence since its left and right imaging sensors of CCDs are fixed. On the other hand, a horizontal-moving-axis stereo camera (HMASC) with movable imaging sensors is able to control the vergence by moving its CCDs horizontally. In spite of its vergence controllability, there is a major drawback in the implementation because of complicated mechanical structure and the additional cost. To overcome the vergence control problem of the PASC, an operational principle of the HMASC is applied to the PASC. To be specific, without any additional hardware the vergence control problem of the PASC is solved with the signal processing technique. Assuming the virtual displacement between CCD's, a disappearing part of acquired images is removed and the original image site is recovered via interpolation. Experimental results show that the vergence control between stereo images captured by the PASC it possible with an acceptable degradation of the image quality defending on the virtual displacement of CCDs.

Scenario-Based Implementation Synthesis for Real-Time Object-Oriented Models (실시간 객체 지향 모델을 위한 시나리오 기반 구현 합성)

  • Kim, Sae-Hwa;Park, Ji-Yong;Hong, Seong-Soo
    • The KIPS Transactions:PartD
    • /
    • v.12D no.7 s.103
    • /
    • pp.1049-1064
    • /
    • 2005
  • The demands of increasingly complicated software have led to the proliferation of object-oriented design methodologies in embedded systems. To execute a system designed with objects in target hardware, a task set should be derived from the objects, representing how many tasks reside in the system and which task processes which event arriving at an object. The derived task set greatly influences the responsiveness of the system. Nevertheless, it is very difficult to derive an optimal task set due to the discrepancy between objects and tasks. Therefore, the common method currently used by developers is to repetitively try various task sets. This paper proposes Scenario-based Implementation Synthesis Architecture (SISA) to solve this problem. SISA encompasses a method for deriving a task set from a system designed with objects as well as its supporting development tools and run-time system architecture. A system designed with SISA not only consists of the smallest possible number of tasks, but also guarantees that the response time for each event in the system is minimized. We have fully implemented SISA by extending the ResoRT development tool and applied it to an existing industrial PBX system. The experimental results show that maximum response times were reduced $30.3\%$ on average compared to when the task set was derived by the best known existing methods.

A Study on the Correlation Results for Fringe Rotation and Delay Tracking of the VCS (VCS의 지연추적과 프린지 회전에 대한 상관결과 고찰)

  • Oh, Se-Jin;Yeom, Jae-Hwan;Roh, Duk-Gyoo;Oh, ChungSik;Jung, Jin-Seung;Chung, Dong-Kyu;Oyama, Tomoaki;Kawaguchi, Noriyuki;Kobayashi, Hideyuki;Kono, Yusuke;Ozeki, Kensuke;Onuki, Hirohumi
    • Journal of the Institute of Convergence Signal Processing
    • /
    • v.13 no.4
    • /
    • pp.220-232
    • /
    • 2012
  • In this paper, we investigate the correlation result due to the problems of delay tracking and fringe rotation module in the VCS(VLBI Correlation Subsystem). The VCS, FX-type correlator, adopts the delay tracking and fringe rotation module in order to compensate the delay change and fringe phase of wave signal from the radio source by Doppler's effect. The phase of observed data is also compensated by means of delay tracking and fringe rotation in the correlator, but we confirmed that the phase is unstable by applying long integration period of AIPS(Astronomical Image Processing System) rather than correlator. And the delay value of observed data has the errors of several tens nanoseconds than normal case at the analysis of correlation result. In addition, we found that the phase of correlation results is not connected as the unit of FFT-segment because the initial fringe phase at the fringe rotation module is not correctly determined. In this paper, in order to solve these problems, the original direction of 90 degree phase jump is reversely modified when the bit-shift occurred at the delay tracking. And the initial fringe phase at the fringe rotation module is correctly modified by using the initial phase of observed data. In addition, the parameter calculation module was abnormally operated as designed in the fringe rotation. So, the logical program by the VCS is modified so as to calculate the parameters correctly. Through the experiments of correlation processing over the above problems, the modified proposal algorithm is adequately corrected to the data analysis results, so that the experimental results make it clear for us to operate the developed VCS hardware correlator normally.

Performance Comparison of State-of-the-Art Vocoder Technology Based on Deep Learning in a Korean TTS System (한국어 TTS 시스템에서 딥러닝 기반 최첨단 보코더 기술 성능 비교)

  • Kwon, Chul Hong
    • The Journal of the Convergence on Culture Technology
    • /
    • v.6 no.2
    • /
    • pp.509-514
    • /
    • 2020
  • The conventional TTS system consists of several modules, including text preprocessing, parsing analysis, grapheme-to-phoneme conversion, boundary analysis, prosody control, acoustic feature generation by acoustic model, and synthesized speech generation. But TTS system with deep learning is composed of Text2Mel process that generates spectrogram from text, and vocoder that synthesizes speech signals from spectrogram. In this paper, for the optimal Korean TTS system construction we apply Tacotron2 to Tex2Mel process, and as a vocoder we introduce the methods such as WaveNet, WaveRNN, and WaveGlow, and implement them to verify and compare their performance. Experimental results show that WaveNet has the highest MOS and the trained model is hundreds of megabytes in size, but the synthesis time is about 50 times the real time. WaveRNN shows MOS performance similar to that of WaveNet and the model size is several tens of megabytes, but this method also cannot be processed in real time. WaveGlow can handle real-time processing, but the model is several GB in size and MOS is the worst of the three vocoders. From the results of this study, the reference criteria for selecting the appropriate method according to the hardware environment in the field of applying the TTS system are presented in this paper.