A study on L/T reduction with the automatic start of SETUP environment designing PCB (PCB 설계 SETUP 환경 자동실행으로 L/T 단축에 대한 연구)
-
- Proceedings of the Korean Institute of Information and Commucation Sciences Conference
- /
- 2012.05a
- /
- pp.303-306
- /
- 2012