• Title/Summary/Keyword: delay

Search Result 13,070, Processing Time 0.039 seconds

The Algorithm of Efficient Core Selection Estimation for the Multicast Delay Variation Problem and Minimum Delay Variation (멀티캐스트 지연변이 문제에 대한 효율적인 코어 선택 추정 알고리즘)

  • Ahn, Youn-Gjin;Kim, Moon-Seong;Choo, Hyun-Seung
    • Journal of Internet Computing and Services
    • /
    • v.8 no.2
    • /
    • pp.33-41
    • /
    • 2007
  • With the development of the multicast technology, the realtime strategy among the group applications using the multicast routing is getting more important. An essential factor of these real-time application is to optimize the Delay- and delay Variation-Bounded Multicast Tree(DVBMT) problem. This problem is to satisfy the minimum delay variation and the end-to-end delay within an upper bound. The DVBMT problem is known as NP-complete problem. The representative algorithms for the problem are DVMA, DDVCA, and so on. In this paper, we show that the proposed algorithm outperforms any other algorithm. The efficiency of our algorithm is verified through the prerformance evaluation and the enhancement is up to about 9% to 29% in terms of the multicast delay variation. The time complexity of our algorithm is $O(mn^2)$M.

  • PDF

Precise Delay Generation using a Delay Chain Locked by Multiple Clock Period (다중 클락 주기의 지연체인을 이용한 정밀한 지연발생 회로)

  • Park, Jun-Young;Kang, Jin-Ku
    • Journal of IKEEE
    • /
    • v.3 no.1 s.4
    • /
    • pp.50-56
    • /
    • 1999
  • This paper presents a new technique for generating precise clock delays. The technique can obtain finer timing resolution less than the gate delay of the delay chain by locking in multiple clock period. Using this technique, a 250ps of timing resolution could be achieved from a 750ps delay of the single delay stage in a DLL(Delay Locked Loop) structure. The delay chain of the proposed circuit is locked on three times of the clock period and a finer delay resolution than the absolute gate delay is achieved and verified through the simulation.

  • PDF

Duty Ratio Predictive Control Scheme for Digital Control of DC-DC Switching Converters

  • Sun, Pengju;Zhou, Luowei
    • Journal of Power Electronics
    • /
    • v.11 no.2
    • /
    • pp.156-162
    • /
    • 2011
  • The control loop time delay caused by sampling, the zero-order-holder effect and calculations is inevitable in the digital control of dc-dc switching converters. The time delay will limit the bandwidth of the control loop and therefore degrade the transient performance of digital systems. In this paper, the quantization time delay effects with different time delay values based on a generic second-order system are analyzed. The conclusion that the bandwidth of digital control is reduced by about 20% with a one cycle delay and by 50% with two cycles of delay in comparison with no time delay is obtained. To compensate the time delay and to increase the control loop bandwidth, a duty ratio predictive control scheme based on linear extrapolation is proposed. The compensation effect and a comparison of the load variation transient response characteristics with analogy control, conventional digital control and duty ratio predictive control with different time delay values are performed on a point-of-load Buck converter by simulations and experiments. It is shown that, using the proposed technique, the control loop bandwidth can be increased by 50% for a one cycle delay and 48.2% for two cycles of delay when compared to conventional digital control. Simulations and experimental results prove the validity of the conclusion of the quantization effects of the time delay and the proposed control scheme.

Storage Lifetime Improvement of Zr-Ni K1 Delay System (Zr-Ni계 지연관 결합체(K1) 저장수명 향상)

  • Chang, Il-Ho;Back, Seung-Jun;Jung, Eun-Jin;Son, Young-Kap
    • Journal of the Korea Institute of Military Science and Technology
    • /
    • v.13 no.2
    • /
    • pp.336-341
    • /
    • 2010
  • The burning interruption between the initiator and the delay column in a Zr-Ni K1 delay system used for a K510 fuze occurs with long-time storage. About 10 % failure probability of 15-years stored delay systems shows the failure mode in open literature. This paper shows storage lifetime improvement results for the delay system through changing the single-base delay column into double-base ones and controlling the manufacturing processes especially the initial inclusion of humidity. The double-base delay columns was implemented by inserting one delay column of fast burning rates between the initiator and the previous delay column of slow burning rates. Accelerated aging tests of the delay systems with double-base columns, and then the firing tests were performed to evaluate the improved lifetime. The double-base delay columns shows improved storage lifetime of the delay system through preventing the failure mode.

Measurement of Time Delay in Optical Fiber Line Using Rayleigh Scattering (Rayleigh 산란을 이용한 광선로의 time delay 측정)

  • Kwon, Hyung-Woo;Yu, Il;Yu, Yun-Sik
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.37 no.5B
    • /
    • pp.365-369
    • /
    • 2012
  • It is very important to control synchronization by inter-network delay compensation in high speed synchronous optcial transmission network systems. In this study we designed a delay measurement system based on OTDR using Rayleigh backscatterer in order to compensate for time delay due to the length of optical fiber line. We observed waveform variations on both averaging time and peak power of laser pulse. Finally, we executed experimental demonstration on its accuracy and test repeatability by comparison to the methods practically used in the industry. Experimental results show maximum error of 0.06usec and standard deviation of 0.021usec, which means it's possibly applied to delay control system for mobile repeaters and stations.

Development of Delay Compensator for Network Based Real-time Control Systems (네트워크 기반 실시간 제어 시스템을 위한 지연 보상기 개발)

  • Kim, Seung-Yong;Kim, Hong-Ryeol;Kim, Dae-Won
    • Proceedings of the KIEE Conference
    • /
    • 2004.11c
    • /
    • pp.82-85
    • /
    • 2004
  • This paper proposes the development of delay compensator to minimize performance degradation caused by time delays in network-based real-time control systems. The delay compensator uses the time-stamp method as a direct delay measuring method to measure time delays generated between network nodes. The delay compensator predicts the network time delays of next period in the views point of time delays and minimizes performance degradation from network through considering predicted time delays. Control output considering network time delays is generated by the defuzzification of probable time delays of next period. The time delays considered in the delay compensator are modeled by using a timed Petri net model. The proposed delay prediction mechanism for the delay compensator is evaluated through some simulation tests by measuring deviation of the predicted delays from simulated delays.

  • PDF

Stability Analysis of Time Delay Controller for General Plants (일반적인 플랜트에 대한 시간지연을 이용한 제어기법의 안정성 해석)

  • Kwon, Oh-Seok;Chang, Pyung-Hun;Jung, Je-Hyung
    • Transactions of the Korean Society of Mechanical Engineers A
    • /
    • v.26 no.6
    • /
    • pp.1035-1046
    • /
    • 2002
  • Time Delay Control(TDC) is a robust nonlinear control scheme using Time Delay Estimation(TDE) and also has a simple structure. To apply TDC to a real system, we must design Time Delay Controller to guarantee stability. The earlier research stated sufficient stability condition of TDC for general plants. In that research, it was assumed that time delay is infinitely small. But, it is impossible to implement infinitely small time delay in a real system. So, in this research we propose a new sufficient stability condition of TDC for general plants with finite time delay. And the simulation results indicate that the previous sufficient stability condition does not work even for small time delay, while our proposed condition works well.

A Model for the Estimation of Delay Signalized Intersections (신호등 교차로에서의 지체예측에 관한 연구)

  • 이철기;이승환
    • Journal of Korean Society of Transportation
    • /
    • v.10 no.1
    • /
    • pp.41-54
    • /
    • 1992
  • The purpose of this thesis is to construct a model to estimate the delay that vehicles arriving randomly will be experienced at an isolated singalized intersection. To do this the following objectives are set in this study: (i) An what distance a random arrival pattern occurs after a platoon of vehicles are dis-charged from the stop line; (ii) A model which estimates the average delay per through-vehicle with respect to the de-gree of saturation; and (iii) The relation between the stepped delay and average approach delay per vehicle. The following are the findings of this study: (i) A random arrival pattern on the first second and third lanes occur 300,400 and 300m downstream from stop line rdspectively. A random arrival pattern on lane group occurs 500m downstream from the stop line ; (ii) A model for the estimation of approach delay has been developed in such a way that up to x=0.7 the delay increases linearly and beyond 0.7 the delay increases rapidly in a form of second order polynomial due to high degree of saturation : and (iii) Approach delay equals approximately 1.21 times of stopped delay.

  • PDF

Discriminant Analysis of Factors Influencing Preschoolers' Ability to Delay Gratification : An Experiment (유아의 만족지연능력 및 관련변인 판별분석 -만족지연실험상황을 중심으로-)

  • Kim, Hye-Soon;Cho, Bok-Hee
    • Korean Journal of Child Studies
    • /
    • v.29 no.3
    • /
    • pp.339-356
    • /
    • 2008
  • Participants in this study on preschool children's ability to delay gratification were 132 4- to 5 year-old children and their mothers from 6 daycare centers. Mothers completed questionnaires reporting their parenting style, their child's ability to delay gratification, and child's temperament. Children participated in the real and hypothetical settings of the delay of gratification experiment. Data was analyzed by t-test, F-test, correlation and discrimination analysis. Results were that (1) 43% of preschoolers passed the delay of gratification experiment. (2) Older children were more able to delay gratification than younger children. (3) Children's rewards choices in the real setting correlated with their rewards choices in the hypothetical situation of delay of gratification. (4) Children's ability to delay gratification was influenced by their motor intelligence.

  • PDF