• The Journal of Korea Institute of Information, Electronics, and Communication Technology
• /
• v.13 no.3
• /
• pp.184-196
• /
• 2020

In this paper, a single-bit 2nd-order delta-sigma modulator with the architecture of cascaded-of-integrator feedforward (CIFF) is proposed for precision measurement of current flowing through a secondary cell battery in a battery management system (BMS). The proposed modulator implements two switched capacitor integrators and a single-bit comparator with peripheral circuits such as a non-overlapping clock generator and a bias circuit. The proposed structure is designed to be applied to low-side current sensing method with low common mode input voltage. Using the low-side current measurement method has the advantage of reducing the burden on the circuit design. In addition, the ±30mV input voltage is resolved by the ADC with 15-bit resolution, eliminating the need for an additional programmable gain amplifier (PGA). The proposed a single-bit 2nd-order delta-sigma modulator has been implemented in a 350-nm CMOS process. It achieves 95.46-dB signal-to-noise-and-distortion ratio (SNDR), 96.01-dB spurious-free dynamic range (SFDR), and 15.56-bit effective-number-of-bits (ENOB) with an oversampling ratio (OSR) of 400 for 5-kHz bandwidth. The area and power consumption of the delta-sigma modulator are 670×490 ㎛2 and 414 ㎼, respectively.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.31 no.8A
• /
• pp.820-829
• /
• 2006

IP-based design methodology has been popularly employed for SoC design to reduce design complexity and to cope with time-to-market pressure. Due to the request for high performance of current mobile systems, embedded SoC design needs a multi-processor to manage problems of high complexity and the data processing such as multimedia, DMB and image processing in real time. Interface module for communication between system buses and processors are required, since many IPs employ different protocols. High performance processors require interface module to minimize the latency of data transmission during read-write operation and to enhance the performance of a top level system. This paper proposes an automatic interface generation system based on FSM generated from the common protocol description sequence of a bus and an IP. The proposed interface does not use a buffer which stores data temporally causing the data transmission latency. Experimental results show that the area of the interface circuits generated by the proposed system is reduced by 48.5% on the average, when comparing to buffer-based interface circuits. Data transmission latency is reduced by 59.1% for single data transfer and by 13.3% for burst mode data transfer. By using the proposed system, it becomes possible to generate a high performance interface circuit automatically.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.7 no.2
• /
• pp.205-213
• /
• 2002

This paper deals with the implementation of three-phase VSI systems which can control the power regenerated from DC bus line to AC supply. The overall system consists of the line-to-line voltage and line current sensors, an actual power calculator using d-q transformation method, a complex power controller with PI control scheme, a gating signal generator for modified ｑ-conduction mode, a DPLL for frequency followup, and Power circuits. Control board is constructed by using a 32-bit DSP TMS32C32, two EFLDs , six ADCs, and a DAC. To verify the performance of the proposed system, we designed and constructed the propotype with the power rating of 5kVA at AC 220V. Experimental results show that the regenerated active power is well controlled to its command vague and the regenerated reactive power still remained at nearly zero through all operating modes.

• Journal of Biomedical Engineering Research
• /
• v.32 no.1
• /
• pp.45-54
• /
• 2011

Cuff electrodes have a benefit for chronic electroneurogram(ENG) recording while minimizing nerve damage. However, the ENG signals are usually contaminated by electromyogram(EMG) activity from the surrounding muscle, the thermal noise generated within the source resistance, and the electric noise generated primarily at the first stage of the amplifier. This paper proposes a new cuff electrode to reduce the interference of EMG signals. An additional middle electrode was placed at the center of cuff electrode. As a result, the proposed cuff electrode achieved a higher signal-to-interference ratio compared to the conventional tripolar cuff. The cuff electrode was then assembled together with closure, headstage, and hermetic case including electronic circuits. This paper also presents a lownoise amplifier system to improve signal-to-noise ratio. The circuit was designed based on the noise analysis to minimize the electronic noise. The result shows that the total noise of the amplifier was below $1{\mu}V_{rms}$ for a cuff impedance of $1\;k{\Omega}$ and the common-mode rejection ratio was 115 dB at 1 kHz. In the current study, the performance of nerve cuff electrode system was evaluated by monitoring afferent nerve signals under mechanical stimuli in a rat animal model.

• The Korean Journal of Physiology and Pharmacology
• /
• v.14 no.6
• /
• pp.399-405
• /
• 2010

Gamma-aminobutyric acid (GABA)-ergic inhibition is important in the function of the visual cortex. In a previous study, we reported a developmental increase in $GABA_A$ receptor-mediated inhibition in the rat visual cortex from 3 to 5 weeks of age. Because this developmental increase is crucial to the regulation of the induction of long-term synaptic plasticity, in the present study we investigated in detail the postnatal development of phasic and tonic inhibition. The amplitude of phasic inhibition evoked by electrical stimulation increased during development from 3 to 8 weeks of age, and the peak time and decay kinetics of inhibitory postsynaptic potential (IPSP) and current (IPSC) slowed progressively. Since the membrane time constant decreased during this period, passive membrane properties might not be involved in the kinetic changes of IPSP and IPSC. Tonic inhibition, another mode of $GABA_A$ receptor-mediated inhibition, also increased developmentally and reached a plateau at 5 weeks of age. These results indicate that the time course of the postnatal development of GABAergic inhibition matched well that of the functional maturation of the visual cortex. Thus, the present study provides significant insight into the roles of inhibitory development in the functional maturation of the visual cortical circuits.

• Proceedings of the Korean Institute of Information and Commucation Sciences Conference
• /
• 2000.10a
• /
• pp.499-503
• /
• 2000

The use of Multiple-Valued FFT(Fast fourier Transform) is extended from binary to multiple-valued logic(MVL) circuits. A multiple-valued FFT circuit can be implemented using current-mode CMOS techniques, reducing the transitor, wires count between devices to half compared to that of a binary implementation. For adder processing in FFT, We give the number representation using such redundant digit sets are called redundant positive-digit number representation and a Redundant set uses the carry-propagation-free addition method. As the designed Multiple-valued FFT internally using PD(positive digit) adder with the digit set 0,1,2,3 has attractive features on speed, regularity of the structure and reduced complexities of active elements and interconnections. for the mutiplier processing, we give Multiple-valued LUT(Look up table)to facilitate simple mathmatical operations on the stored digits. Finally, Multiple-valued 8point FFT operation is used as an example in this paper to illuatrates how a multiple-valued FFT can be beneficial.

• Journal of IKEEE
• /
• v.16 no.4
• /
• pp.335-342
• /
• 2012

This paper is studied on a new DCM-ZVS step up-down AC-DC converter of high performance, that is, high system efficiency and power factor correction (PFC). The switching devices in the proposed converter are operated by soft switching technique using a new quasi-resonant circuit, and are driven with discontinuous conduction mode (DCM) according to pulse width modulation (PWM). The quasi-resonant circuit uses a step up-down inductor and a loss-less snubber capacitor. The proposed converter with DCM also simplifies the requirement of control circuits and reduces the number of control components. The input AC current waveform in the proposed converter becomes a quasi-sinusoidal waveform proportional to the magnitude of input AC voltage under constant switching frequency. As a result, the proposed converter obtains low switching power loss and high efficiency, and its input power factor is nearly in unity. The validity of the analytical findings is confirmed by some computer simulation results and experimental results.

• Journal of Electrical Engineering and Technology
• /
• v.2 no.1
• /
• pp.89-97
• /
• 2007

This paper presents a new circuit topology of active edge resonant snubbers assisted half-bridge soft switching PWM inverter type DC-DC high power converter for DC bus feeding power plants. The proposed DC-DC power converter is composed of a typical voltage source-fed half-bridge high frequency PWM inverter with a high frequency planar transformer link in addition to input DC busline side power semiconductor switching devices for PWM control scheme and parallel capacitive lossless snubbers. The operating principle of the new DC-DC converter treated here is described by using switching mode equivalent circuits, together with its unique features. All the active power switches in the half-bridge arms and input DC buslines can achieve ZCS turn-on and ZVS turn-off commutation transitions. The total turn-off switching losses of the power switches can be significantly reduced. As a result, a high switching frequency IGBTs can be actually selected in the frequency range of 60 kHz under the principle of soft switching. The performance evaluations of the experimental setup are illustrated practically. The effectiveness of this new converter topology is proved for such low voltage and large current DC-DC power supplies as DC bus feeding from a practical point of view.

• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.13 no.7
• /
• pp.1379-1385
• /
• 2009

We propose a low-power and high-speed client receiver for a mobile display digital interface (MDDI) newly in this paper. The low-power receiver is designed such that bias currents, sink and source currents, are insensitive to variations of power supply, process, temperature, and common-mode input voltage (VCM) and is able to operate at a rate of 450Mbps or above under the conditions of a power supply range of 3.0 to 3.6Vand a temperature range of -40 to 85$^{\circ}$C. And it is confirmed by a simulation result that the current dissipation is less than 500${\mu}$A. A test chip is manufactured with the Magna chip 0.35${\mu}$m CMOS process. When a test was done, the data receiver and data recovery circuits are functioning normally.

• Journal of the Institute of Electronics and Information Engineers
• /
• v.50 no.11
• /
• pp.70-77
• /
• 2013

We suggest a low area and high efficiency switched-mode power supply (SMPS) with a pulse width modulation (PWM) generator based on a pseudo relaxation-oscillating technique. In the proposed circuit, the PWM duty ratio is determined by the voltage slope control of an internal capacitor according to amount of charging current in a PWM generator. Compared to conventional SMPSs, the proposed control method consists of a simple structure without the filter circuits needed for an analog-controlled SMPS or the digital compensator used by a digitally-controlled SMPS. The proposed circuit is able to operate at switching frequency of 1MHz~10MHz, as this frequency can be controlled from the selection of one of the internal capacitors in a PWM generator. The maximum current of the core circuit is 2.7 mA, and the total current of the entire circuit including output buffer driver is 15 mA at 10 MHz switching frequency. The proposed SMPS has a simulated maximum ripple voltage of 7mV. In this paper, to verify the operation of the proposed circuit, we performed simulation using Dongbu Hitek BCD $0.35{\mu}m$ technology and measured the proposed circuit.