• The Journal of the Korea Contents Association
• /
• v.9 no.7
• /
• pp.76-85
• /
• 2009

UWB signal with high resolution capability can be used to estimate ranging and positioning in wireless personal area network. The node works on its local clock and the frequency differences of nodes have serious affects on ranging algorithms estimating locations of mobile nodes. The low rate UWB, IEEE802.15.4a, describes asynchronous two way ranging methods such as TWR and SDS-TWR working without any additional network synchronization, but the algorithms can not eliminate the effect of clock frequency differences. Therefore, the mechanisms to characterize the crystal difference is essential in typical UWB PHY implementations. In high rate UWB, characterizing of crystal offset with tracking loop is not required. But, detection of the clock frequency offset between the local clock and remote clock can be performed if there is little noise induced jitter. In this paper, we complete related ranging equations of high rate UWB based on TWR with relative frequency offset, and analyze a residual error in the ideal equations. We also evaluate the performance of the relative frequency offset algorithm by simulation and analyze the ranging errors according to the number of TWR to compensate coarse clock resolution. The results show that the relative frequency offset compensation and many times of TWR enhance the performance to converge to a limited ranging errors even with coarse clock resolutions.

• Journal of the Korean Institute of Intelligent Systems
• /
• v.23 no.6
• /
• pp.505-510
• /
• 2013

In order to detect and identify the GPS clock anomaly in the Differential GPS real environment, this paper addresses a method for minimizing the measurement noise of reference receivers. It estimates the real measurement noise that removed the uncommon error source from pseudorange measurement to minimize the measurement noise. Based on the output of two reference receivers, it first removes the uncommon errors, then optimizes the measurement noise by applying the correction data. Finally, it detects and identifies the satellite clock anomaly using the minimized measurement noise. The method will increase the availability of current DGPS reference system.

• Journal of the Korean Institute of Navigation
• /
• v.14 no.2
• /
• pp.1-14
• /
• 1990

The Radio Navigation System(R. N. S.) has been progressed consistantly with the development of electric-electronic engineering techniques since the R. D. E had been developed in 1910. The R. N. S. mostly depends on either Hyperbolic Navigation System(H. N. S.) or Spherical Navigation System(S. N. S.) in the ocean, and on Rectangular Navigation System (R. N. S.) in the air near the airport or an a combinations of the above systems in both area. Another effective R. N. S may be the Ellipse-Hyperbola Navigation System(E-H N. S.), which is proposed and named such in this paper. The equations calculating GDOP are derived and the GDOP values are calculated in the case of H. N. S., S. N. S, and E-H. N. S., respectively, for the specified case that four transmitting stations are arranged on the apex of a square, Then the GDOP diagrams of above navigation systems are presented for qualitative comparison in this paper. To measure the distances from the receiver to the stations in S. N. S., and/or the sum of distances to two stations in E-H N. S., the time synchronization between the transmitter clocks and the receiver clock is a major premise. The author has proposed the algorithm for getting this synchronmization utilizing the by S. N. S. or E-H N. S while GDOPs of those are relatively good. Even though clock synchronization error is a voidable due to the fix error used, the simulated results shows that the position accuracy of S. N. S. and E-H N. S. by the proposed method is far upgraded compared with that determined by H. N. S. directly, as far as the outer region of transmitter arrangement is concerned.

• The Journal of the Korea institute of electronic communication sciences
• /
• v.15 no.3
• /
• pp.487-494
• /
• 2020

In this paper, we propose a current memory circuit design that reduces static power consumption and maximizes the advantages of current mode signal processing. The proposed current memory circuit minimizes the problem in which the current transfer error increases as the data transfer time increases due to clock-feedthrough and charge-injection of the existing current memory circuit. The proposed circuit is designed to insert a support MOS capacitor that maximizes the Miller effect in the current transfer structure capable of low-power operation. As a result, it shows the improved current transfer error according to the memory time. From the experimental results of the chip, manufactured with MagnaChip / SK Hynix 0.35 process, it was verified that the current transfer error, according to the memory time, reduced to 5% or less.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.18 no.10
• /
• pp.1495-1507
• /
• 1993

In this paper, an implementation of RS (Reed-Solomon) code decoder for CDP (Compact Disc Player) using microprogramming method is presented. In this decoding strategy, the equations composed of Newton's identities are used for computing the coefficients of the error locator polynomial and for checking the number of erasures in C2(outer code). Also, in C2 decoding the values of erasures are computed from syndromes and the results of C1(inner code) decoding. We pulled up the error correctability by correcting 4 erasures or less. The decoder contains an arithmetic logic unit over GF(28) for error correcting and a decoding controller with programming ROM, and also microinstructions. Microinstructions are used for an implementation of a decoding algorithm for RS code. As a result, it can be easily modified for upgrade or other applications by changing the programming ROM only. The decoder is implemented by the Logic Level Modeling of Verilog HDL. In the decoder, each microinstruction has 14 bits( = 1 word), and the size of the programming ROM is 360 words. The number of the maximum clock-cycle for decoding both C1 and C2 is 424.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.38A no.7
• /
• pp.545-551
• /
• 2013

Timing recovery loop composed of the Timing Error Detector(TED), loop filter and resampler is widely used for the timing synchronization in MQASK receivers. Since TED is sensitive to the delay between the symbol period of the signal and sampling period, the output is averaged out when the symbol rate and sampling rate are quite different the recovery loop cannot work at all. This paper presents a sampling frequency discriminator (SRD), which detects the frequency offset of the sampling clock to the symbol clock of the MQASK data transmitted. Employing the SRD, the closed loop timing recovery scheme performs the frequency-aided timing acquisition and achieve the synchronization at extremely high sampling frequency offset, which can be used in variable symbol rate MQASK receivers.

• Journal of the Korean Society of Surveying, Geodesy, Photogrammetry and Cartography
• /
• v.37 no.2
• /
• pp.71-79
• /
• 2019

Geolocation accuracy is one of the important factors in utilizing all weather available SAR satellite imagery. In this study, an error budget analysis was performed on key variables affecting on geolocation accuracy by generating KOMPSAT-5 simulation data. To perform the analysis, a Range-Doppler model was applied as a geometric model of the SAR imagery. The results show that the geolocation errors in satellite position and velocity are linearly related to the biases in the azimuth and range direction. With 0.03cm/s satellite velocity biases, the simulated errors were up to 0.054 pixels and 0.0047 pixels in the azimuth and range direction, and it implies that the geolocation accuracy is sensitive in the azimuth direction. Moreover, while the clock drift causes a geolocation error in the azimuth direction, a signal delay causes in the range direction. Monte-Carlo simulation analysis was performed to analyze the influence of multiple geometric error sources, and the simulated error was up to 3.02 pixels in the azimuth direction.

• The Journal of the Acoustical Society of Korea
• /
• v.15 no.2E
• /
• pp.24-32
• /
• 1996

A rigorous theory for modeling, analysis, optimum nonseparable filter bank in multidimensional M-band quantized subband codec are developed in this paper. Each pdf-optimized quantizer is modeled by a nonlinear gain-plus-additive uncorrelated noise and embedded into the subband structure. We then decompose the analysis/synthesis filter banks into their polyphase components and shift the down-and up-samplers to the right and left of the analysis/synthesis polyphase matrices respectively. Focusing on the slow clock rate signal between the samplers, we derive the exact expression for the output mean square quantization error by using spatial-invariant analysis. We show that this error can be represented by two uncorrelated components : a distortion component due to the quantizer gain, and a random noise component due to fictitious uncorrelated noise at the uantizer. This mean square error is then minimized subject to perfect reconstruction (PR) constraints and the total bit allocation for the entire filter bank. The algorithm gives filter coefficients and subband bit allocations. Numerical design example for the optimum nonseparable orthonormal filter bank is given with a quincunx subsampling lattice.

• Journal of Institute of Control, Robotics and Systems
• /
• v.6 no.2
• /
• pp.228-233
• /
• 2000

It is common to apply the technology of FPGA (Fie이 Programmable Gate Array) which is one of the design methods for ASIC(Application Specific IC)to the active components used in the data processing at the digital system of satellite aircraft missile etc for compact lightness and integration of Printed Circuit Board (PCB) In carrying out the digital data processing the FPGAs are designed for the various functions of the Process Control Interrupt Control Clock Generation Error Detection and Correction (EDAC) as the individual module. In this paper an FPGA chip for Single Error Correction and Double Error Detection (SEC-DED) for EDAC is designed and simulated by using a VLSI design software LODECAP.

• Journal of Positioning, Navigation, and Timing
• /
• v.5 no.2
• /
• pp.59-66
• /
• 2016

The International GNSS Service (IGS) provides the IGS-Real Time Service (IGS-RTS) corrections that can be used in stand-alone positioning in real time. In this study, the positioning accuracy before and after the application of the corrections to broadcast ephemeris by applying the IGS-RTS corrections at code pseudo-range based stand-alone positioning was compared with positioning result using precise ephemeris. The analysis result on IGS-RTS corrections showed that orbit error and clock error were 0.05 m and 0.5 ns compared to precise ephemeris and accuracy improved by about 8.5% compared to the broadcast ephemeris-applied result when the IGS-RTS was applied to positioning. Furthermore, regionally dispersed five observatories were selected to analyze the effect of external environments on positioning accuracy and positioning errors according to location and time were compared as well as the number of visible satellites and position dilution of precision by observatory were analyzed to verify a correlation with positioning error.