• Title/Summary/Keyword: cadence

Search Result 437, Processing Time 0.027 seconds

The Effect of Resistance Exercise with Vibration Stimulation on Balance and Gait of Experienced Back Pain Adults (진동자극 저항운동이 허리통증 경험자의 균형과 보행에 미치는 영향)

  • Ko, Min-Gyun
    • Journal of Korea Entertainment Industry Association
    • /
    • v.14 no.6
    • /
    • pp.221-230
    • /
    • 2020
  • The purpose of this study was to investigate the effect of resistance exercise with vibration stimulation methods on static balance and gait parameters in experienced back pain adults. This study was Three group pretest-posttest design. A total of 30 experienced back pain adults voluntarily participated in the study. Subjects were randomly assigned to the resistance exercise with 8 Hz vibration stimulation(n=10), resistance exercise with 30 Hz vibration stimulation(n=10), and lumbar stabilization exercise groups(n=10). The static balance and the gait parameters, as such stance phase, swing phase, stride length and cadence, were measured using balance measuring equipment and gait analysis treadmill at before and after 6 week. Intervention of each group were performed, three times a week for 6 weeks, and 30 minutes a day. The effect of intervention on static balance, stance phase, swing phase, stride length and cadence were significantly differences after 6 weeks in each group(p<.05). In the comparison of the effects between the groups, static balance and stance phase were significantly difference after 6 weeks(p<.05), but in the swing phase, stride length and cadence, there were no significant differences. As a result, it is considered that resistance exercise with vibration stimulation improved leg muscle strength by a mechanism causing muscle contraction, and the strengthened leg muscle enhanced had a positive effect on balance ability. And improved balance ability was considered a more positive effect on walking ability by allowing the body to stably control posture while moving.

A METHOD FOR DETERMINING MAGNETIC HELICITY OF SOLAR ACTIVE REGIONS FROM SOHO/MDI MAGNETO GRAMS

  • CHAE JONGCHUL;JEONG HYEWON
    • Journal of The Korean Astronomical Society
    • /
    • v.38 no.2
    • /
    • pp.295-298
    • /
    • 2005
  • Recently a big progress has been made on the measurements of magnetic helicity of solar active regions based on photospheric magnetograms . In this paper, we present the details of Chae's method of determining the rate of helicity transfer using line-of-sight magnetograms such as taken by SORO /MDI. The method is specifically applied to full-disk magnetograms that are routinely taken at 96-minute cadence.

A Study on Implementation of Boundary SCAN and BIST for MDSP (MDSP의 경계 주사 기법 및 자체 테스트 기법 구현에 관한 연구)

  • Yang, Sun-Woong;Chang, Hoon;Song, Oh-Young
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.25 no.11B
    • /
    • pp.1957-1965
    • /
    • 2000
  • 본 논문에서는 휴대 멀티미디어 응용을 위한 MDSP(Multimedia Fixed Point DSP) 칩의 내장 메모리 테스트와 기판 수준의 테스트를 지원하기 위해 내장 메모리 테스트를 위한 자체 테스트 기법, 기판 수준의 테스트 지원 및 내장 메모리를 위한 자체 테스트 회로를 제어하기 위한 경계 주사 기법을 구현하였다. 본 논문에서 구현한 기법들은 Verilog HDL을 이용하여 회로들을 설계하였으며, Synopsys 툴과 현대 heb60 라이브러리를 이용하여 합성하였다. 그리고 회로 검증을 위한 시뮬레이터는 Cadence사의 VerilogXL을 사용하였다.

  • PDF

A Study on High Resolution Time to Digital Converter for All Digital PLL (디지털 PLL을 위한 높은 해상도를 갖는 시간-디지털 변환기의 연구)

  • Kim, Yong-Woo;Ahn, Tae-Won;Moon, Yong
    • Proceedings of the IEEK Conference
    • /
    • 2008.06a
    • /
    • pp.587-588
    • /
    • 2008
  • Digital PLL을 위한 높은 해상도를 갖는 TDC(Time to Digital Converter)를 $0.18{\mu}m$ CMOS 공정으로 설계하였다. 2단 구조를 갖는 TDC를 제안하였고 이를 Cadence Spectre를 이용하여 검증하였다. TDC는 Difference pulse generator, coarse 변환기와 fine 변환기로 구성된다. 그리고, 2단 변환기와 Thermometer decoder를 이용하여 delay cell의 수를 적게 유지하면서도 높은 해상도를 얻을 수 있었다.

  • PDF

Implementation of Synchronous CMOS SRAM Compiler (Synchronous CMOS SRAM Compiler 의 구현)

  • 강세현;박인철
    • Proceedings of the IEEK Conference
    • /
    • 2001.06b
    • /
    • pp.381-384
    • /
    • 2001
  • This paper describes the features and development of a RAM compiler that can generate low power, high speed, synchronous CMOS SRAM. The compiled SRAM can be configurable from 64bytes to 16Kbytes in one bank and has 2ns access time typically. Basic cells are developed using 2-poly, 4-metal 0.35um CMOS technology. This SRAM compiler is developed using SKIL $L^{TM}$ language and generates layout and schematic in Cadence environment.

  • PDF

A Study on Pipeline Chip of SEED B1ock Cipher Algorithm (SEED 블록 암호 알고리즘의 파이프라인 칩 설계에 관한 연구)

  • 이규원;엄성용
    • Proceedings of the Korean Information Science Society Conference
    • /
    • 2001.10c
    • /
    • pp.43-45
    • /
    • 2001
  • 본 논문에서는 한국정보보호 진흥원예서 표준으로 개발한 128비트 블록암호 알고리즘의 표준인 SEED를 하드웨어 칩으로 설계 연구하였다. 설계 연구 방법은 기존 암호 연산부의 속도 개선의 한 방법으로 암호 블록의 16 라운드 각각을 하나의 프로세서로 보고, 이를 파이프라인 방식으로 설계하여 암호 연산의 속도를 증진시키는 방법으로 설계하였다. Cadence의 NCVHDL로 Functional Simulation하고, Synopsys의 Compiler II로 Optimize된 Schematic을 검증하였다.

  • PDF

Supernovae Research Using the KMTNet

  • Kim, Sang-Chul;Moon, Dae-Sik
    • The Bulletin of The Korean Astronomical Society
    • /
    • v.36 no.2
    • /
    • pp.122.1-122.1
    • /
    • 2011
  • We propose a program of conducting research of young supernovae in nearby galaxies using the KMTNet facilities. Thanks to the wide field ($2^{\circ}{\times}2^{\circ}$) with multiple filters and the continuous sky coverage using the three 1.6 m telescopes, the KMTNet can provide an unprecedented opportunity for studying supernovae. The primary program is twofold: it can be used as a discovery facility of young supernovae and also as a facility providing multi-band photometric data of unprecedentedly high cadence for supernovae light curves.

  • PDF

Design and Implementation of ARM based Network SoC Processer (ARM 기반의 네트워크용 SoC(System-on-a-chip) 프로세서의 설계 및 구현)

  • 박경철;나종화
    • Proceedings of the Korean Information Science Society Conference
    • /
    • 2003.04d
    • /
    • pp.286-288
    • /
    • 2003
  • 본 논문에서는 서로 다른 네트워크간의 다양한 프로토콜과 이종의 트래픽을 동시에 처리할 수 있는 네트워크용 SoC (System-on-a-Chip) 프로세서를 구현하였다. 제작된 네트워크 SoC 프로세서는 ARM 프로세서 코어와 ATM(Asynchronous Transfer Mode) 블록, 10/100 Mbps 이더넷 볼록, 스케쥴러, UART 등을 이용하였고 각 블록은 AM8A (Advanced Microcontroller Bus Architecture) 버스로 연결하였다. SoC 프로세서는 CADENCE사의 VerilogHDL을 이용하여 설계하였고 0.35$\mu\textrm{m}$ 셀 라이브러리를 이용하여 검증하였다. 구현된 칩은 총 게이트수가 312,000개이며 칠의 최대 동작 주파수는 50MHz 이다.

  • PDF

A Buck Converter with PLL-based PWM/PFM Integrated Control (PLL 기반 PWM/PFM 통합 제어 방식의 벅 컨버터)

  • Heo, Jung;Jeong, Hang-Geun
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.49 no.8
    • /
    • pp.35-40
    • /
    • 2012
  • In DC-DC converters, a PWM/PFM dual mode control method is commonly used to maintain a high efficiency over a wide range of load variation. Since the control mode is selected according to the load condition, the chip area is increased due to additional circuit for mode control and the optimum efficiency cannot be achieved around the mode transition point. To solve such problems, a new integrated control method is proposed in this paper, in which a PLL is used in the current mode PWM control circuit instead of an oscillator. The proposed integrated control method is verified through a design of a buck converter using PSIM simulation. Simulation of the complete buck converter circuit by Cadence Spectre showed a maximum efficiency of 94.7% at a load current of 250mA and an efficiency of 85.4% at a load current of 10mA under the light load condition.

Development and Evaluation of the Auditory Feedback Gait Training System Induced Symmetrical Weight-Bearing in Hemiplegic Patients (편마비 환자의 대칭적 체중부하 유도를 위한 청각적 피드백 보행훈련 시스템 개발 및 평가)

  • Kwon, Y.C.;Lee, H.J.;Tae, K.S.
    • Journal of rehabilitation welfare engineering & assistive technology
    • /
    • v.6 no.2
    • /
    • pp.23-30
    • /
    • 2012
  • In this study, we developed a wireless rehabilitation auditory feedback gait training system for symmetrical weight-bearing in patient with CVA. The device consists of an instantaneous shoe equipped with two load-cell sensors. Auditory feedback can be applied according to the weight-bearing. For gait patterns analysis, cadence, walking velocity, stance/swing phase ratio and gait cycle were examined. The clinical test with six healthy volunteers and two hemiplegic patients was performed applying the auditory feedback system. Both normal subjects and hemiplegic patients were increased strength on weight-bearing in affected limb, walking velocity, and cadence after biofeedback device. Also, the stance time with weight-bearing was increased while the swing time was decreased in gait phase. It can be expected that by using the feedback system, the patient with lower limb disorder will be able to reach a better quality of weight-bearing during gait.

  • PDF