• 건축역사연구
• /
• 제6권1호
• /
• pp.9-25
• /
• 1997

The purpose of this study is to examine the standard scale of measuring a block of Kyongju(慶州), the Capital of the Silla Dynasty(B.C.57${\sim}$A.D.935). Through the study, it is clarified that 1). the block of Kyongju city is planned and divided by using the eight-Zhou-foot(周尺) as a standard scale, which is equivalent to the length of one-bo(보(步); 2). the distance between the center of the streets is around 100 bo and the width of the block is around 90 bo; 3). the distance between the streets is very near to the distance 167.054m of Jing-tian-zhi(井田制), which supports the use of Zhou-foot as a standard scale. As a result, it can be maintained that the city planning of Kyongju is related to that the Jing-tian-zhi of the Zhou Dynasty and the standard scale of measuring a block of Kyongju us executed by using the eight-Zhou-foot standard scale.

• 대한방사선기술학회지:방사선기술과학
• /
• 제45권2호
• /
• pp.171-177
• /
• 2022

The purpose of this study was to investigate the effect of the characteristics of patients who underwent spinal nerve block on the fear of injection and the risk of radiation. Subjects were 137 patients (67 males, 70 females) who visited the Department of Anesthesiology and Pain Medicine in Cheongju. The method was conducted as a research study using a total of 28 questionnaires consisting of patient characteristics, experience characteristics of nerve block surgery, nerve block fear scale, and radiation risk perception scale. The reliability of the questionnaire response was secured with a Cronbach's alpha coefficient of 0.6 or higher. For statistical analysis, correlation was tested by descriptive statistics, frequency analysis, independent sample T-test, and Pearson and Spearman correlation coefficients by measurement scale and factor. As a result, the fear scale of nerve block was significantly higher in women than in men (p<0.05). The fear scale of nerve block injection was significantly higher in the first-visit patients than in the second-visited patients (p<0.05). However, there was no significant difference among all variables in radiation risk perception. In conclusion, patients undergoing spinal nerve block were more aware of the fear of injection than the risk of radiation exposure during the procedure.

• 터널과지하공간
• /
• 제12권3호
• /
• pp.198-209
• /
• 2002

To assess deep geological environment for the research and development of hish-level radioactive waste disposal, six boreholes of 3" in diameter were installed in two granitic areas. An areal extent of the rock block scale in the study sites was estimated by the lineament analysis from satellite images and shaded relief maps. The characterization of fracture system developed in rock block scale was carried out based on the acoustic televiewer logging in deep boreholes. In the Yuseong site, the granite rock mass was divided into the upper and lower zones at around -160m based on the probabilistic distribution characteristics of the geometric parameters such as orientation, fracture frequency, spacing and aperture size. Since the groundwater flow is dependent on the fracture system in a fractured rock mass, the correlation of the fracture frequency and cumulative aperture size to the hydraulic conductivity was also discussed.

• 대한전기학회논문지
• /
• 제35권11호
• /
• pp.511-518
• /
• 1986

An algorithm for block-decomposition of a linear, time-invariant, discrete large-scale systems is presented, based upon the matrix sign function on Z-plane. The block-decomposition is performed by defining a reference circle, a circular stripe and projection operators. Simulation study shows that the presented algorithm is very useful for multivariable control system's analysis and design.

• 한국통신학회논문지
• /
• 제17권10호
• /
• pp.1109-1116
• /
• 1992

Mathematical morphology는 이론적 배경으로 신호 및 시스템의 기하학적 특성을 해석하는데 우수하고 잡음이 섞인 데이터를 고르기에 있어서 매우 성공적으로 적용되고 있다. 본 논문에서는 morphological필터의 하드웨어 구현은 같은 회로에서 gray scale dilation과 erosion을 수행하여 최소값과 최대값을 선택하도록 함으로써 회로의 복잡성을 줄이고 병렬처리가 가능하도록 하였다. Morphological filter의 구조는 structuring element블록, 이미지 데이타 블록, 제어 블록, ADD 블록, MIN/MAX블록으로 구성되고 실시간 처리가 가능하도록 하드웨어를 설계, one chip화 한다.

• The Korean Journal of Pain
• /
• 제32권2호
• /
• pp.129-132
• /
• 2019

Regional anesthesia, including central and plane blocks (serratus anterior plane block and erector spinae block), are used for post-thoracotomy pain. The rhomboid intercostal block (RIB) is mainly performed by injection to the upper intercostal muscle plane below the rhomboid muscle. It has been reported to provide analgesia at the T3-T9 levels. The RIB was performed on 5 patients who had been scheduled for thoracotomy. The catheter was advanced in the area under the rhomboid muscle between the intercostal muscles. Postoperative visual analog scale (VAS) scores were observed and each patient's resting VAS score remained below 3 for 48 hours. The RIB has been observed to be a convenient plane block for post-thoracotomy analgesia. We believe that further information from detailed studies is required.

• 한국지구과학회지
• /
• 제32권6호
• /
• pp.525-536
• /
• 2011

다양한 형태의 공간 자료를 이용하는 응용 분야에서 이용가능한 자료간 해상도 차이를 반영하고, 원하는 타겟 해상도로의 변환은 매우 중요하다. 이 논문에서는 저해상도 비율 자료로부터 고해상도 범주형 주제도를 제작하기 위해 베리오그램 디컨볼루션과 블록 시뮬레이션을 이용하는 지구통계학적 다운스케일링 방법론을 제시하였다. 우선 블록 기반 베리오그램으로부터 점 기반 베리오그램 모델의 추정을 위해 반복 연산 기반 베리오그램 디컨볼루션 방법을 적용하였다. 그리고 영역-점 변환 크리깅과 추정된 점 기반 베리오그램 모델을 이용하는 직접 순차적 시뮬레이션을 적용하여 고해상도 비율 정보를 제작하였다. 최종적으로 최대 사후 확률 결정 규칙을 적용하여 대안적 고해상도 범주형 주제도를 제작하였다. 점 기반 자료 없이 저해상도 블록 비율자료만을 이용한 토지피복도 제작 사례 연구를 통해 제안 분석 과정을 예시하였다. 제안한 다운스케일링 기법의 적용을 통해 원 저해상도 블록 비율 자료값을 재생산하는 고해상도 비율 자료를 생성하였으며, 이로부터 기준 토지피복도의 전반적인 패턴을 반영하는 대안적 고해상도 토지피복도 제작이 가능함을 확인할 수 있었다. 이렇게 생성된 고해상도 자료들은 해상도 변환의 영향 분석에 유용한 입력 자료로 이용될 수 있을 것으로 생각된다.

• 전자공학회논문지B
• /
• 제29B권8호
• /
• pp.24-34
• /
• 1992

A process control language is developed using function block configuration, to simplify software development for large scale process control systems, and to implement advanced control algorithms with ease. A function block parser and controller is implemented to be suitable for multi-loop control systems having hierachical structure. On-line change of controller parameter is possible, and inclusion of user defined function block is also possible. By adding plant model block, control performance can be checked in advance. Function blocks of the Smith Predicotor, auto-tuners are implemented to demonstrate usefulness of function block configuration.

• ETRI Journal
• /
• 제32권3호
• /
• pp.380-389
• /
• 2010

This paper presents a new edge-protection algorithm and its very large scale integration (VLSI) architecture for block artifact reduction. Unlike previous approaches using block classification, our algorithm utilizes pixel classification to categorize each pixel into one of two classes, namely smooth region and edge region, which are described by the edge-protection maps. Based on these maps, a two-step adaptive filter which includes offset filtering and edge-preserving filtering is used to remove block artifacts. A pipelined VLSI architecture of the proposed deblocking algorithm for HD video processing is also presented in this paper. A memory-reduced architecture for a block buffer is used to optimize memory usage. The architecture of the proposed deblocking filter is verified on FPGA Cyclone II and implemented using the ANAM 0.25 ${\mu}m$ CMOS cell library. Our experimental results show that our proposed algorithm effectively reduces block artifacts while preserving the details. The PSNR performance of our algorithm using pixel classification is better than that of previous algorithms using block classification.

• 대한전자공학회논문지SD
• /
• 제40권3호
• /
• pp.33-42
• /
• 2003

본 논문에서는 NST (new Svoboda-Tung) 알고리즘을 이용한 비동기식 제산기의 효율적 설계에 관해 기술한다. 본 제산기설계에서는 비동기 설계방식을 사용하여 제산연산이 필요할 때에만 동작함으로써 전력소모를 줄이도록 설계한다. 제산기는 비동기식 파이프라인 구조를 이용한 per-scale부, iteration step부, on-the-fly converter부의 세부분으로 구성된다. Per-scale부에서는 새로운 전용 감산기를 이용하여 적은 면적과 고성능을 갖도록 설계한다. Iteration step부에서는 4개의 division step을 갖는 비동기식 링 구조로 설계하고, 아울러 크리티컬 패스(critical path)에 해당하는 부분만을 2선식으로, 나머지 부분은 단선식으로 구성하는 구현방법을 채택하여 하드웨어의 오버헤드를 줄인다. On-the-fly converter부는 iteration step부와 병렬연산이 가능한 on-the-fly 알고리즘을 이용하여 고속연산이 되도록 설계한다. 0.6㎛ CMOS 공정을 이용하여 설계한 결과, 1,480 ×1,200㎛²의 면적에 12,956개의 트랜지스터가 사용되었고, 41.7㎱의 평균지연시간을 가졌다.