• Title/Summary/Keyword: block code

Search Result 767, Processing Time 0.022 seconds

Hybrid MIMO Transmission System with LDC (LDC를 이용한 하이브리드 MIMO 전송 시스템)

  • Jo, Bong Gyun;Han, Dong Seog
    • Proceedings of the Korean Society of Broadcast Engineers Conference
    • /
    • 2011.07a
    • /
    • pp.314-315
    • /
    • 2011
  • MIMO(multi-input multi-output) 시스템은 여러 개의 송 수신기를 이용하여 정보를 전송하여 주파수 대역폭의 확장 없이 채널 용량을 증가시킨다. 그러나 공간 다이버시티를 증가시키는 STBC(space time block code)를 제외한 공간 다중화 방식을 사용하는 LDC(linear dispersion code) 시스템은 변조 레벨이 증가할수록 수신기의 복잡도가 기하급수적으로 높아진다. 본 논문에서는 하이브리드 LDC-MIMO 시스템을 적용하여 낮은 변조 레벨에서도 전송량을 증가시키면서 수신기의 복잡도를 감소시킬 수 있는 시스템을 제안한다. 제안된 알고리듬은 컴퓨터 시뮬레이션을 통하여 검증하였다.

  • PDF

Code Combining Cooperative Diversity in Long-haul Transmission of Cluster based Wireless Sensor Networks

  • Asaduzzaman, Asaduzzaman;Kong, Hyung-Yun
    • KSII Transactions on Internet and Information Systems (TIIS)
    • /
    • v.5 no.7
    • /
    • pp.1293-1310
    • /
    • 2011
  • A simple modification of well known Low Energy Adaptive Clustering Hierarchy (LEACH) protocol is proposed to exploit cooperative diversity. Instead of selecting a single cluster-head, we propose M cluster-heads in each cluster to obtain a diversity of order M. The cluster-heads gather data from all the sensor nodes within the cluster using same technique as LEACH. Cluster-heads transmit gathered data cooperatively towards the destination or higher order cluster-head. We propose a code combining based cooperative diversity protocol which is similar to coded cooperation that maximizes the performance of the proposed cooperative LEACH protocol. The implementation of the proposed cooperative strategy is analyzed. We develop the upper bounds on bit error rate (BER) and frame error rate (FER) for our proposal. Space time block codes (STBC) are also a suitable candidate for our proposal. In this paper, we argue that the STBC performs worse than the code combining cooperation.

Analysis and Countermeasure of Malicious Code (악성코드 분석 및 대응 방안)

  • Hong, Sunghuyck
    • Journal of Convergence Society for SMB
    • /
    • v.4 no.2
    • /
    • pp.13-18
    • /
    • 2014
  • Due to the development of information systems and the Internet, the Internet and smart phones can access networking in any where and any time. This causes the program to exploit various vulnerabilities and malicious code created to go out information, the disclosure of such crime increasing day by day. The proposed countermeasure model will be able to contribute to block all kinds of malicious code activities.

  • PDF

Performance Comparison of Concatenated Codes with Different Inner Decoding Schemes in Frequency-Hopping Spread Spectrum Multiple-Access Channels (주파수 도약 대역확산 다중접속 채널에서 내 부호 복호화 기법에 따른 쇄상부호의 성능 비교)

  • Lee, Ye Hoon
    • Journal of Satellite, Information and Communications
    • /
    • v.9 no.2
    • /
    • pp.114-118
    • /
    • 2014
  • In this paper, we analyze the performance of a concatenated code with two different inner decoding schemes. One is the error-detecting inner decoding, and the other is the error-detecting-and-correcting inner decoding scheme. We compare the performances of the two decoding schemes for finite and infinite block length cases when the concatenated code is applied to slow frequency-hopping spread-spectrum multiple access (FH-SSMA) communication systems.

The Design of High Speed Processor for a Sequence Logic Control using FPGA (FPGA를 이용한 시퀀스 로직 제어용 고속 프로세서 설계)

  • Yang, Oh
    • The Transactions of the Korean Institute of Electrical Engineers A
    • /
    • v.48 no.12
    • /
    • pp.1554-1563
    • /
    • 1999
  • This paper presents the design of high speed processor for a sequence logic control using field programmable gate array(FPGA). The sequence logic controller is widely used for automating a variety of industrial plants. The FPGA designed by VHDL consists of program and data memory interface block, input and output block, instruction fetch and decoder block, register and ALU block, program counter block, debug control block respectively. Dedicated clock inputs in the FPGA were used for high speed execution, and also the program memory was separated from the data memory for high speed execution of the sequence instructions at 40 MHz clock. Therefore it was possible that sequence instructions could be operated at the same time during the instruction fetch cycle. In order to reduce the instruction decoding time and the interface time of the data memory interface, an instruction code size was implemented by 16 bits or 32 bits respectively. And the real time debug operation was implemented for easy debugging the designed processor. This FPGA was synthesized by pASIC 2 SpDE and Synplify-Lite synthesis tool of Quick Logic company. The final simulation for worst cases was successfully performed under a Verilog HDL simulation environment. And the FPGA programmed for an 84 pin PLCC package was applied to sequence control system with inputs and outputs of 256 points. The designed processor for the sequence logic was compared with the control system using the DSP(TM320C32-40MHz) and conventional PLC system. The designed processor for the sequence logic showed good performance.

  • PDF

Performance Analysis of MAP Algorithm and Concatenated Codes Using Trellis of Block Codes (블록부호의 트렐리스를 이용한 MAP 알고리즘 및 연접부호의 성능분석)

  • 백동철;양경철
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.24 no.6A
    • /
    • pp.905-912
    • /
    • 1999
  • In this paper we explain a trellis representation of block codes and derive their MAP decoding algorithm based on it. We also analyze the performance of block codes and concatenated codes with block codes as components by computer simulations, which were performed by changing the structures and constituent codes of concatenated codes. Computer simulations show that soft decision decoding of block codes get an extra coding gain than their hard decision decoding and that concatenated codes using block codes have good performance in the case of high code rate.

  • PDF

Residual ISI cancellation and EM-based channel estimation for STBC/SFBC OFDM with insufficient cyclic prefix (불충분한 주기적 프리픽스를 갖는 STBC/SFBC OFDM 시스템을 위한 잔재 ISI 제거 기법 및 EM 기반 채널 추정 기법)

  • Won, Hui-Chul
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.32 no.11A
    • /
    • pp.1154-1163
    • /
    • 2007
  • For orthogonal frequency division multiplexing (OFDM), cyclic prefix (CP) should be longer than the length of channel impulse response. In order to prevent a loss of bandwidth efficiency due to the use of a CP, residual intersymbol interference cancellation (RISIC) method has recently been developed. In this paper, we first apply the RISIC algorithm to the space-time block coded (STBC) OFDM and the space-frequency block coded (SFBC) OFDM with insufficient CP. It is shown that in the STBC OFDM, tail cancellation as well as cyclic restoration of the RISIC should be repeated. Second, we propose iterative channel estimation method for the RISIC in the STBC OFDM system with insufficient CP. Based on the expectation-maximization (EM) algorithm, the proposed estimation method exploits the extrinsic probabilities of the channel decoder iteratively. The performance of the proposed method is evaluated by computer simulation in a multipath fading environment.

Analysis of Spatial Modulation MIMO Reception Performance for UHDTV Broadcasting (UHDTV 방송을 위한 공간 변조 다중 안테나 시스템 수신 성능 분석)

  • Park, Myung Chul;Han, Dong Seog
    • Journal of Broadcast Engineering
    • /
    • v.20 no.6
    • /
    • pp.837-847
    • /
    • 2015
  • In this paper, the reception performance of spatial modulation multiple-output multiple-input (MIMO) is analyzed for high speed terrestrial broadcasting. The MIMO scheme is required to reduce the inter symbol interference (ISI) and spatial correlation. The spatial modulation scheme solves the problem of ISI, but the spatial correlation degrades the reception performance of SM scheme. The space-time block coded spatial modulation (STBC-SM) is combined the SM system with space-time block code (STBC) for reducing the effects of the spatial correlation. However, the STBC-SM scheme degrades the spectral efficiency by transmitting same data in the two symbol period. The double space-time transmit diversity with spatial modulation (DSTTD-SM) scheme transmits the data with full antenna combination. To adapt these SM MIMO systems into the terrestrial broadcasting system, the reception performance is analyzed using computer simulation in SUI channel environments.

Virtual Block Game Interface based on the Hand Gesture Recognition (손 제스처 인식에 기반한 Virtual Block 게임 인터페이스)

  • Yoon, Min-Ho;Kim, Yoon-Jae;Kim, Tae-Young
    • Journal of Korea Game Society
    • /
    • v.17 no.6
    • /
    • pp.113-120
    • /
    • 2017
  • With the development of virtual reality technology, in recent years, user-friendly hand gesture interface has been more studied for natural interaction with a virtual 3D object. Most earlier studies on the hand-gesture interface are using relatively simple hand gestures. In this paper, we suggest an intuitive hand gesture interface for interaction with 3D object in the virtual reality applications. For hand gesture recognition, first of all, we preprocess various hand data and classify the data through the binary decision tree. The classified data is re-sampled and converted to the chain-code, and then constructed to the hand feature data with the histograms of the chain code. Finally, the input gesture is recognized by MCSVM-based machine learning from the feature data. To test our proposed hand gesture interface we implemented a 'Virtual Block' game. Our experiments showed about 99.2% recognition ratio of 16 kinds of command gestures and more intuitive and user friendly than conventional mouse interface.