• 전기학회논문지
• /
• 제60권2호
• /
• pp.451-454
• /
• 2011

In this paper, a wideband clock generator using novel Automatic frequency calibration(AFC) scheme is proposed. Wideband clock generator using AFC has the advantage of small VCO gain and wide frequency band. The conventional AFC compares whether the feedback frequency is faster or slower then the reference frequency. However, the proposed AFC can detect frequency difference between reference frequency with feedback frequency. So it can be reduced an operation time than conventional methods AFC. Conventional AFC goes to the initial code if the frequency step changed. This AFC, on the other hand, can a prior state code so it can approach a fast operation. In simulation results, the proposed clock generator is designed for DisplayPort using the CMOS ring-VCO. The VCO tuning range is 350MHz, and a VCO frequency is 270MHz. The lock time of clock generator is less then 3us at input reference frequency, 67.5MHz. The phase noise is -109dBC/Hz at 1MHz offset from the center frequency. and power consumption is 10.1mW at 1.8V supply and layout area is $0.384mm^2$.

• 전자공학회논문지A
• /
• 제29A권3호
• /
• pp.96-105
• /
• 1992

The use of fixed-point digital signal processors, such as the TMS 320C25, requires scaling of data at each arithmetic step to prevent overflows while keeping the accuracy. A software which automatizes this process is developed for TMS 320C25. The programmers use a model of a hypothetical floating-point digital signal processor and a floating-point format for data representation. However, the program and data are automatically translated to a fixed-point version by this software. Thus, the execution speed is not sacrificed. A fixed-point variable has a unique binary-point location, which is dependent on the range of the variable. The range is estimated from the floating-point simulation. The number of shifts needed for arithmetic or data transfer step is determined by the binary-points of the variables associated with the operation. A fixed-point code generator is also developed by using the proposed automatic scaling software. This code generator produces floating-point assembly programs from the specifiations of FIR, IIR, and adaptive transversal filters, then floating-point programs are transformed to fixed-point versions by the automatic scaling software.

• Nuclear Engineering and Technology
• /
• 제54권10호
• /
• pp.3803-3810
• /
• 2022

OpenMC is a community-driven open-source Monte Carlo neutron and photon transport simulation code. The Weight Window Mesh (WWM) function and an automatic Global Variance Reduction (GVR) method was recently developed and implemented in a developmental branch of OpenMC. This WWM function and GVR method broaden OpenMC's usage in general purposes deep penetration shielding calculations. However, the Local Variance Reduction (LVR) method, which suits the source-detector problem, is still missing in OpenMC. In this work, the Weight Window Generator (WWG) function has been developed and benchmarked for the same branch. This WWG function allows OpenMC to generate the WWM for the source-detector problem on its own. Single-material cases with varying shielding and sources were used to benchmark the WWG function and investigate how to set up the particle histories utilized in WWG-run and WWM-run. Results show that there is a maximum improvement of WWM generated by WWG. Based on the above results, instructions on determining the particle histories utilized in WWG-run and WWM-run for optimal computation efficiency are given and tested with a few multi-material cases. These benchmarks demonstrate the ability of the OpenMC WWG function and the above instructions for the source-detector problem. This developmental branch will be released and merged into the main distribution in the future.

• 한국경영과학회:학술대회논문집
• /
• 대한산업공학회/한국경영과학회 1996년도 춘계공동학술대회논문집; 공군사관학교, 청주; 26-27 Apr. 1996
• /
• pp.627-630
• /
• 1996

One of the most common communication mechanisms to describe a situation or a process is a story written as an ordered sequence of events or activities. For example, a shop floor supervisor may present the operations of his manufacturing system by describing the processes of manunfacturing a product in his shop. Although IDEF3 is one of the most commonly used methods for describing a business process, but it is not common for a manufacturing process. In this study, we tried to apply IDEF3 for describing a manufacturing process. Problems and suggestions such as selection probability, programmable process modeling, manufacturing resource model were presented.

• 한국통신학회논문지
• /
• 제22권6호
• /
• pp.1210-1230
• /
• 1997

본 논문에서는 기준신호를 나타내는 하나의 파일럿채널과 다수의 트래픽채널을 갖는 DS/CDMA용 송수신기구조를 제안한다. 파일럿채널은 데이타 변조가 되지 않은 순수 PN 부호성분을 전송하며 수신단에서 PN 동기 및 동기복조의 기준신호로 이용한다. 또한 이러한 구조는 순방향뿐만 아니라 역방향 링크에도 적용된다. 제안된 DS/CDMA 방식의 특징은 다음과 같다. 첫째, 트래픽채널의 확산 방식은 I-phase 및 Q-phase의 확산부호를 파일럿채널의 그것과 교차하게 배치한 interlaced quardrature-spreading(IQS) 구조를 갖는데 이는 기존의 확산방식에 비해 데이타 신호의 영교차율을 줄여 송신단 출력신호 레벨의 변화를 작게한다. 둘째, PN부호의 초기동기 및 동기초적시 임계값을 적응적으로 자동설정하며, 초기동기시 PN 부호를 한 칩씩 이동하게 하여, 기존의 방식에 비해 초기동기 시간을 절반으로 줄이게 했으며, 수신부에서 PN 부호 발생기를 하나만 사용하여 초기동기 및 동기추적이 되게했다. 또한 state machine을 이용하여 재동기 timing을 자동설정 하도록 설계했다. 셋째, 본 방식에서는 자동주파수조절(automatic frequency control: AFC)기능, 입력신호의 크기에 따라 능동적으로 유효한 출력 레벨을 조절하는 자동 레벨조절(automatic level control: ALC)기능, bit-error-rate(BER)을 자동계산하는 기능, 인접 채널과의 간섭을 최소화하기 위한 스펙트럼 성형기능 등을 도입하여 사용자 편의를 도모했다. 넷째, 데이타 전송속도를 16Kbps~1.024Mbps로 가변이 되게함으로써 다양한 응용에 대처할 수 있게 설계했다. 한편, 본 논문에서 제안한 DS/CDMA 모뎀구조는 다양한 simulation을 통하여, 알고리즘 검증 과정을 거쳤으며, 제안된 DS/CDMA 모뎀 구조는 VHDL을 이용하여 ASIC으로 구현하였다. DS/CDMA용 ASIC은 송신부 ASIC과 수신부 ASIC으로 나누어 개발 하였으며, 한개의 ASIC당 3개의 채널을 동시에 수용할 수 있으며, 다수의 ASIC을 사용하여 여러 채널의 다중접속이 가능하다. 제작완료된 ASIC은 기능시험을 완료했으며 실제 line-of-sight(LOS) 시스템 구현에 적용중이다.