• Title/Summary/Keyword: automatic impedance-matching calibration

Search Result 2, Processing Time 0.015 seconds

Design of a Wide-Frequency-Range, Low-Power Transceiver with Automatic Impedance-Matching Calibration for TV-White-Space Application

  • Lee, DongSoo;Lee, Juri;Park, Hyung-Gu;Choi, JinWook;Park, SangHyeon;Kim, InSeong;Pu, YoungGun;Kim, JaeYoung;Hwang, Keum Cheol;Yang, Youngoo;Seo, Munkyo;Lee, Kang-Yoon
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.16 no.1
    • /
    • pp.126-142
    • /
    • 2016
  • This paper presents a wide-frequency-range, low-power transceiver with an automatic impedance-matching calibration for TV-white-space (TVWS) application. The wide-range automatic impedance matching calibration (AIMC) is proposed for the Drive Amplifier (DA) and LNA. The optimal $S_{22}$ and $S_{11}$ matching capacitances are selected in the DA and LNA, respectively. Also, the Single Pole Double Throw (SPDT) switch is integrated to share the antenna and matching network between the transmitter and receiver, thereby minimizing the systemic cost. An N-path filter is proposed to reject the large interferers in the TVWS frequency band. The current-driven mixer with a 25% duty LO generator is designed to achieve the high-gain and low-noise figures; also, the frequency synthesizer is designed to generate the wide-range LO signals, and it is used to implement the FSK modulation with a programmable loop bandwidth for multi-rate communication. The TVWS transceiver is implemented in $0.13{\mu}m$, 1-poly, 6-metal CMOS technology. The die area of the transceiver is $4mm{\times}3mm$. The power consumption levels of the transmitter and receiver are 64.35 mW and 39.8 mW, respectively, when the output-power level of the transmitter is +10 dBm at a supply voltage of 3.3 V. The phase noise of the PLL output at Band 2 is -128.3 dBc/Hz with a 1 MHz offset.

Error Rate Enhancement Algorithm for 13.56 MHz Impedance Automatic Matching System (13.56 MHz 임피던스 자동 정합 시스템을 위한 임피던스 에러율 향상 알고리즘)

  • Jang, Kwang-Ho;Park, Su-Yeon;Choi, Jin-Joo;Lee, Dong-Heon
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.29 no.7
    • /
    • pp.484-490
    • /
    • 2018
  • This paper describes an algorithm for calculating load impedance by measuring voltage and current components using a VI sensor in a 13.56 MHz impedance automatic matching system. We propose an algorithm that improves the error rate by using an arbitrary complex calibration load instead of the conventional $50{\Omega}$ calibration load. The error rate is targeted to attain average values of $R_{IN}$ and $X_{IN}$ at 1% and 20% or less, respectively. First, the IF frequency is calculated using a mixer to reduce the error rate. Second, when the arbitrary complex load is used as the calibration load, the error rate $R_{IN}$ decreased from 4.7 % to 0.3 % on average, and $X_{IN}$ decreased from 102 % to 18.3 % on average.