• Proceedings of the Korean Institute of Information and Commucation Sciences Conference
• /
• 2007.06a
• /
• pp.507-509
• /
• 2007

본 연구는 기존의 방식으로 만든 비정질 실리콘 박막 트랜지스터의 제조공정에서 발생되는 결함에 대한 원인을 분석하고 해결함으로써 수율을 증대시키고 신뢰성을 개선하고자한다. 본 연구의 수소화 된 비정질 실리콘 박막 트랜지스터는 Inverted Staggered 형태로 게이트 전극이 하부에 있다. 실험 방법은 게이트전극, 절연층, 전도층, 에치스토퍼 및 포토레지스터층을 연속 증착한다. 스토퍼층을 게이트 전극의 패턴으로 남기고, 그 위에 $n^+a-Si:H$ 층 및 NPR(Negative Photo Resister)을 형성시킨다. 상부 게이트 전극과 반대의 패턴으로 NPR층을 패터닝하여 그것을 마스크로 상부 $n^+a-Si:H$ 층을 식각하고, 남아있는 NPR층을 제거한다. 그 위에 Cr층을 증착한 후 패터닝하여 소오스-드레인 전극을 위한 Cr층을 형성시켜 박막 트랜지스터를 제조한다. 이렇게 제조한 박막 트랜지스터에서 생기는 문제는 주로 광식각공정시 PR의 잔존이나 세척 시 얇은 화학막이 표면에 남거나 생겨서 발생되며, 이는 소자를 파괴시키는 주된 원인이 된다. 그러므로 이를 개선하기 위하여 ashing 이나 세척공정을 보다 엄격하게 수행하였다. 이와 같이 공정에 보다 엄격한 기준의 세척과 여분의 처리공정을 가하여 수율을 확실히 개선 할 수 있었다.

• Journal of the Korean Institute of Telematics and Electronics
• /
• v.26 no.5
• /
• pp.38-45
• /
• 1989

We have studied the electrical characteristics of the hydrogenated amorphous silicon (a-Si:H) ambiploar thin film transistors (TET'S)using 100ppm boron-doped a-Si:H as an active layer. The enhancement of drain current due to the double injection behavior has been observed in the p-channel operation of the TFT. The drain current decreases with time in streched exponential form when the gate voltage is positive. The result indicates that the dangling bonds created by electron accumulation show identical time dependence as the diffusion of hydrogen in the film. We observed the experimental evidence that the doping efficiency changes either when the gate bias is applied or when the light is illuminated on boron-doped a-Si:H.

• 한국정보디스플레이학회:학술대회논문집
• /
• 2002.08a
• /
• pp.1020-1023
• /
• 2002

We successfully developed a-Si TFT controlled active matrix cathode (AMC) with gated Mo emitters. Also, we could remove emitter failures of the AMC through a novel surface treatment of Mo-tips, which indicates reduction of $MoO_3$ or chemical wet etching of $MoO_3$ by surface treatment. Transient behaviors of the AMC are strongly dependent on not only DC characteristics of device but also the device structure. Brightness and gray scale were well realized by low-voltage scan and data signals addressed to a-Si TFTs.

• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.13 no.7
• /
• pp.1393-1398
• /
• 2009

Conventionally, etching is first considered for microelectronics fabrication process and is specially important in process of a-Si:H thin film transistor for LCD. In this paper, we stabilize properties of device by development of wet and dry etching process. The a-Si:H TFTs of this paper is inverted staggered type. The gate electrode is lower part. The gate electrode is formed by patterning with length of 8 ${\mu}$m${\sim}$16 ${\mu}$m and width of 80${\sim}$200 ${\mu}$m after depositing with gate electrode (Cr) 1500 ${\AA}$under coming 7059 glass substrate. We have fabricated a-SiN:H, conductor, etch-stopper and photo resistor on gate electrode in sequence, respectively. The thickness of these thin films is formed with a-SiN:H (2000 ${\mu}$m), a-Si:H(2000 ${\mu}$m) and n+a-Si:H (500 ${\mu}$m), We have deposited n-a-Si:H, NPR(Negative Photo Resister) layer after forming pattern of Cr gate electrode by etch-stopper pattern. The NPR layer by inverting pattern of upper gate electrode is patterned and the n+a-Si:H layer is etched by the NPR pattern. The NPR layer is removed. After Cr layer is deposited and patterned, the source-drain electrode is formed. In the fabricated TFT, the most frequent problems are over and under etching in etching process. We were able to improve properties of device by strict criterion on wet, dry etching and cleaning process.

• Proceedings of the Korean Vacuum Society Conference
• /
• 2016.02a
• /
• pp.244.2-244.2
• /
• 2016

폴리 실리콘 박막은 저온 안정성, 산화 안정성, 가스 투과성 및 전기재료로서의 우수한 물성 때문에 산업에서 계속적으로 넓게 쓰이고 있다. 특히 최근 높은 색 재현율과 고화질로 각광을 받고 있는 능동형 유기발광 다이오드 (AMOLED)를 위한 Thin Film Transistor (TFT)는 신뢰성 및 우수한 특성이 요구되기 때문에 반드시 폴리실리콘 TFT가 적용되어야 한다. 이러한 이유 때문에 아모포스 실리콘을 폴리실리콘으로 결정화 시키는 방법들이 많이 연구 되어져왔다. 이 연구에서는 아모포스 실리콘 박막을 고품질의 폴리실리콘 박막으로 제조하기 위해, 기판에 positive DC 전압을 펄스 형태로 인가함으로써, 기판에 입사되는 전자를 이용한 열처리 방법을 사용하였다. 열처리 온도는 기판에 들어오는 current값을 조절함으로써 제어할 수 있었다. 열처리를 위해 사용 된 수소화 된 아모포스 실리콘은 Low Pressure Chemical Vapor Deposition (LPCVD)장비로 530도에서 증착 되었으며, 이러한 아모포스 실리콘 박막은 공정시간 60 s 이내에 샘플 표면온도가 600도 이상으로 증가함으로써 균일한 폴리실리콘 막으로 제조 되었다.

• Korean Journal of Materials Research
• /
• v.10 no.3
• /
• pp.212-217
• /
• 2000

Dielectric thin films for TFT(thin film transistor)s, such as silicon nitride$(Si_3N_4)$ and silicon oxide$(SiO_2)$, are usually deposited at $200~300^{\circ}C$. In this study, authors have tried to form dielectric films not by deposition but by oxidation with ECR(Electron Cyclotron Resonance) oxygen plasma, to improve the interface properties was not intensionally heated during oxidation. THe oxidation was performed consecutively without breaking vacuum after the deposition of a-Si: H films on the substrate to prevent the introduction of impurities. In this study, especially pulse mode of microwave power has been firstly tried during FCR oxygen plasma formation. Compared with the case of the continuous wave mode, the oxidation with the pulsed ECR results in higher quality silicon oxide$SiO_X$ films in terms of stoichiometry of bonding, dielectric constants and surface roughness. Especially the surface roughness of the pulsed ECR oxide films dramatically decreased to one-third of that of the continuous wave mode cases.

• 한국정보디스플레이학회:학술대회논문집
• /
• 2003.07a
• /
• pp.149-152
• /
• 2003

Soruce/drain (or, LDD) formation technology is critical to device reliability especially in the case of short channel LTPS-TFT devices. Ion shower doping with a main ion source of $P_2H_x$ was conducted on ELA Poly-Si. We report the effects of annealing methods on dopant activation and damage recovery in ion-shower doped poly-Si.

• Journal of Information Display
• /
• v.9 no.4
• /
• pp.21-29
• /
• 2008

We studied both the wavelength and intensity dependent photo-responses (photofield-effect) in amorphous In-Ga-Zn-O (a-IGZO) thin-film transistors (TFTs). During the a-IGZO TFT illumination with the wavelength range from $460\sim660$ nm (visible range), the off-state drain current $(I_{DS_off})$ only slightly increased while a large increase was observed for the wavelength below 400 nm. The observed results are consistent with the optical gap of $\sim$3.05eV extracted from the absorption measurement. The a-IGZO TFT properties under monochromatic illumination ($\lambda$=420nm) with different intensity was also investigated and $I_{DS_off}$ was found to increase with the light intensity. Throughout the study, the field-effect mobility $(\mu_{eff})$ is almost unchanged. But due to photo-generated charge trapping, a negative threshold voltage $(V_{th})$ shift is observed. The mathematical analysis of the photofield-effect suggests that a highly efficient UV photocurrent conversion process in TFT off-region takes place. Finally, a-IGZO mid-gap density-of-states (DOS) was extracted and is more than an order of magnitude lower than reported value for hydrogenated amorphous silicon (a-Si:H), which can explain a good switching properties observed for a-IGZO TFTs.

• Korean Chemical Engineering Research
• /
• v.49 no.5
• /
• pp.600-604
• /
• 2011

Solution processed IGO thin films were prepared using a general chemical solution route by spin coating. The effect of the annealing temperature of IGO thin films based on the ratio of 2:1 of indium to gallium on crystallization was investigated with varying annealing temperature from $300^{\circ}C$ to $600^{\circ}C$. The electronic device characteristic of IGO thin film was investigated. The solution-processed IGO TFTs annealed at 300 and $600^{\circ}C$ in air for 1 h exhibited good electronic performances with field effect mobilities as high as 0.34 and 3.83 $cm^2/V{\cdot}s$, respectively. The on/off ratio of the IGO TFT in this work was $10^5$ with 98% transmittance.

• Proceedings of the Korean Vacuum Society Conference
• /
• 2013.02a
• /
• pp.497-497
• /
• 2013

Semiconducting amorphous InGaZnO (a-IGZO) has attracted significant research attention as improved deposition techniques have made it possible to make high-quality a-IGZO thin films. IGZO thin films have several advantages over thin film transistors (TFTs) based on other semiconducting channel layers.The electron mobility in IGZO devices is relatively high, exceeding amorphous Si (a-Si) by a factor of 10 and most organic devices by a factor of $10^2$. Moreover, in contrast to other amorphous semiconductors, highly conducting degenerate states can be obtained with IGZO through doping, yet such a state cannot be produced with a-Si. IGZO thin films are capable of mobilities greaterthan 10 $cm^2$/Vs (higher than a-Si:H), and are transparent at visible wavelengths. For oxide semiconductors, carrier concentrations can be controlled through oxygen vacancy concentration. Hence, adjusting the oxygen partial pressure during deposition and post-deposition processing provides an effective method of controlling oxygen concentration. In this study, we deposited IGZO thinfilms at optimized conditions and then analyzed the film's electrical properties, surface morphology, and crystal structure. Then, we explored how to generate IGZO thin films using DC magnetron sputtering. We also describe the construction and characteristics of a bottom-gate-type TFT, including the output and transfer curves and bias stress instability mechanism.