• 제목/요약/키워드: Wiring parasitic inductances

검색결과 2건 처리시간 0.018초

The Role of a Wiring Model in Switching Cell Transients: the PiN Diode Turn-off Case

  • Jedidi, Atef;Garrab, Hatem;Morel, Herve;Besbes, Kamel
    • Journal of Power Electronics
    • /
    • 제17권2호
    • /
    • pp.561-569
    • /
    • 2017
  • Power converter design requires simulation accuracy. In addition to the requirement of accurate models of power semiconductor devices, this paper highlights the role of considering a very good description of the converter circuit layout for an accurate simulation of its electrical behavior. This paper considers a simple experimental circuit including one switching cell where a MOSFET transistor controls the diode under test. The turn-off transients of the diode are captured, over which the circuit wiring has a major influence. This paper investigates the necessity for accurate modeling of the experimental test circuit wiring and the MOSFET transistor. It shows that a simple wiring inductance as the circuit wiring representation is insufficient. An adequate model and identification of the model parameters are then discussed. Results are validated through experimental and simulation results.

Switching Transient Shaping by Application of a Magnetically Coupled PCB Damping Layer

  • Hartmann, Michael;Musing, Andreas;Kolar, Johann W.
    • Journal of Power Electronics
    • /
    • 제9권2호
    • /
    • pp.308-319
    • /
    • 2009
  • An increasing number of power electronic applications require high power density. Therefore, the switching frequency and switching speed have to be raised considerably. However, the very fast switching transients induce a strong voltage and current ringing. In this work, a novel damping concept is introduced where the parasitic wiring inductances are advantageously magnetically coupled with a damping layer for attenuating these unwanted oscillations. The proposed damping layer can be implemented using standard materials and printed circuit board manufacturing processes. The system behavior is analyzed in detail and design guidelines for a damping layer with optimized RC termination network are given. The effectiveness of the introduced layer is determined by layout parasitics which are calculated by application of the Partial Element Equivalent Circuit (PEEC) simulation method. Finally, simulations and measurements on a laboratory prototype demonstrate the good performance of the proposed damping approach.